Datasheet

EMIF_nCS[3:2]
EMIF_BA[1:0]
EMIF_ADDR[21:0]
EMIF_nWE
EMIF_DATA[15:0]
EMIF_nOE
15
1
16
18
20
22
24
17
19
21
23
26
27
EMIF_nDQM[1:0]
EMIF_nCS[3:2]
11
Asserted Deasserted
2
2
EMIF_BA[1:0]
EMIF_ADDR[21:0]
EMIF_DATA[15:0]
EMIF_nOE
EMIF_WAIT
SETUP
Extended Due to EMIF_WAIT
STROBE HOLD
14
STROBE
RM46L450
RM46L850
SPNS184A –SEPTEMBER 2012–REVISED SEPTEMBER 2013 www.ti.com
Figure 4-13. EMIFnWAIT Read Timing Requirements
Figure 4-14. Asynchronous Memory Write Timing
92 System Information and Electrical Specifications Copyright © 2012–2013, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: RM46L450 RM46L850