Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsMicrocontrollers, Microprocessors & QuartzesEmbedded microcontroller TSSOP 28 16-Bit 16 MHz I/O number 24

341

342

343

344

345

346

347

348

349

350

Watchdog Timer+ Registers

www.ti.com

10.3.2 IE1, Interrupt Enable Register 1

7 6 5 4 3 2 1 0

NMIIE WDTIE

rw-0

Bits 7-5 These bits may be used by other modules. See device-specific data sheet.

NMIIE Bit 4 NMI interrupt enable. This bit enables the NMI interrupt. Because other bits in IE1 may be used for other

modules, it is recommended to set or clear this bit using BIS.B or BIC.B instructions, rather than MOV.B or

CLR.B instructions.

0 Interrupt not enabled

1 Interrupt enabled

Bits 3-1 These bits may be used by other modules. See device-specific data sheet.

WDTIE Bit 0 Watchdog timer+ interrupt enable. This bit enables the WDTIFG interrupt for interval timer mode. It is not

necessary to set this bit for watchdog mode. Because other bits in IE1 may be used for other modules, it is

recommended to set or clear this bit using BIS.B or BIC.B instructions, rather than MOV.B or CLR.B

instructions.

0 Interrupt not enabled

1 Interrupt enabled

10.3.3 IFG1, Interrupt Flag Register 1

7 6 5 4 3 2 1 0

NMIIFG WDTIFG

rw-0 rw-(0)

Bits 7-5 These bits may be used by other modules. See device-specific data sheet.

NMIIFG Bit 4 NMI interrupt flag. NMIIFG must be reset by software. Because other bits in IFG1 may be used for other

modules, it is recommended to clear NMIIFG by using BIS.B or BIC.B instructions, rather than MOV.B or

CLR.B instructions.

0 No interrupt pending

1 Interrupt pending

Bits 3-1 These bits may be used by other modules. See device-specific data sheet.

WDTIFG Bit 0 Watchdog timer+ interrupt flag. In watchdog mode, WDTIFG remains set until reset by software. In interval

mode, WDTIFG is reset automatically by servicing the interrupt, or can be reset by software. Because other

bits in IFG1 may be used for other modules, it is recommended to clear WDTIFG by using BIS.B or BIC.B

instructions, rather than MOV.B or CLR.B instructions.

0 No interrupt pending

1 Interrupt pending

348

Watchdog Timer+ (WDT+) SLAU144J–December 2004–Revised July 2013

Submit Documentation Feedback