Datasheet

DataValid
11
SPISOMI
SPISIMO
SPICLK
(clockpolarity=1)
SPICLK
(clockpolarity=0)
Masterindata
mustbevalid
MasteroutdataIsvalid
1
7
6
10
3
2
SPISTE
(A)
TMS320F28030, TMS320F28031, TMS320F28032
TMS320F28033, TMS320F28034, TMS320F28035
www.ti.com SPRS584J –APRIL 2009–REVISED OCTOBER 2013
A. In the master mode, SPISTE goes active 0.5t
c(SPC)
(minimum) before valid SPI clock edge. On the trailing end of the word, the SPISTE will go inactive 0.5t
c(SPC)
after
the receiving edge (SPICLK) of the last data bit, except that SPISTE stays active between back-to-back transmit words in both FIFO and non-FIFO modes.
Figure 6-22. SPI Master Mode External Timing (Clock Phase = 1)
Copyright © 2009–2013, Texas Instruments Incorporated Electrical Specifications 133
Submit Documentation Feedback
Product Folder Links: TMS320F28030 TMS320F28031 TMS320F28032 TMS320F28033 TMS320F28034
TMS320F28035