Datasheet

From
50
Source
THS4513
CM
V
IN
CMRR
PSRR+
PSRR
V
S+
V
S−
V
S+
V
S−
100
100
69.8
348
348
49.9
49.9
Open
0.22 µF
100
Output
Measured
Here
With High
Impedance
Differential
Probe
THS 4513
CM
V
IN
R
F
R
F
R
G
R
G
R
IT
R
IT
From
50
Source
0.22 µF
49.9
V
OUT+
Open
To 50
Test
Equipment
V
S+
V
S−
0.22 µF
V
OUT−
49.9
49.9
V
S+
CM
V
IN
From
source
V
S–
49.9 W
0.22 Fm
R
F
R
F
R
G
R
G
R
IT
R
IT
V
OUT+
V
OUT–
To
50-W
Test
Equipment
R
CMT
R
CM
THS4513
50-W
49.9 W
0.22 Fm
49.9 W
49.9 W
THS4513
SLOS472E AUGUST 2005REVISED JANUARY 2013
www.ti.com
CM Input
The 1-dB compression point is measured with a
spectrum analyzer with 50- double termination or
The circuit shown in Figure 74 is used to measure the
100- termination; see Table 2. The input power is
frequency response and input impedance of the CM
increased until the output is 1 dB lower than
input. Frequency response is measured single-ended
expected. The number reported in the table data is
at V
OUT+
or V
OUT–
with the input injected at V
IN
, R
CM
=
the power delivered to the spectrum analyzer input.
0 and R
CMT
= 49.9 . The input impedance is
Add 3 dB to refer to the amplifier output.
measured with R
CM
= 49.9 with R
CMT
= open, and
calculated by measuring the voltage drop across R
CM
S-Parameter, Slew Rate, Transient Response,
to determine the input current.
Settling Time, Output Impedance, Overdrive,
Output Voltage, and Turn-On/Off Time
The circuit shown in Figure 73 is used to measure s-
parameters, slew rate, transient response, settling
time, output impedance, overdrive recovery, output
voltage swing, and turn-on/turn-off times of the
amplifier. For output impedance, the signal is injected
at V
OUT
with V
IN
left open and the drop across the
49.9- resistor is used to calculate the impedance
seen looking into the amplifier output.
Because S
21
is measured single-ended at the load
with 50- double termination, add 12 dB to refer to
Figure 74. CM Input Test Circuit
the amplifier’s output as a differential signal.
CMRR and PSRR
The circuit shown in Figure 75 is used to measure the
CMRR and PSRR of V
S+
and V
S–
. The input is
switched appropriately to match the test being
performed.
Figure 73. S-Parameter, SR, Transient Response,
Settling Time, Z
O
, Overdrive Recovery, V
OUT
Swing, and Turn-On/Off Test Circuit
Figure 75. CMRR and PSRR Test Circuit
24 Submit Documentation Feedback Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: THS4513