Datasheet

R
T
=
V
OUT
x 6 x 10
6
F
S
- 8.6
LM25085, LM25085-Q1
www.ti.com
SNVS593H OCTOBER 2008REVISED MARCH 2013
To set a specific continuous conduction mode switching frequency (F
S
), the R
T
resistor is determined from the
following:
where
R
T
is in k (5)
A simplified version of Equation 5 at V
IN
= 12V, and t
D
= 100ns, is:
For V
IN
= 42V and t
D
= 100ns, the simplified equation is:
SHUTDOWN
The LM25085 can be shutdown by grounding the RT pin (see Figure 25). In this mode the PFET is held off, and
the VCC regulator is disabled. The internal operating current is reduced to the value shown in Figure 6. The
shutdown threshold at the RT pin is 0.73V, with 50mV of hysteresis. Releasing the pin enables normal
operation. The RT pin must not be forced high during normal operation.
Figure 25. Shutdown Implementation
CURRENT LIMITING
The LM25085 current limiting operates by sensing the voltage across either the R
DS(ON)
of Q1, or a sense
resistor, during the on-time and comparing it to the voltage across the resistor R
ADJ
(see Figure 26). The current
limit function is much more accurate and stable over temperature when a sense resistor is used. The R
DS(ON)
of a
MOSFET has a wide process variation and a large temperature coefficient.
If the voltage across R
DS(ON)
of Q1, or the sense resistor, is greater than the voltage across R
ADJ
, the current limit
comparator switches to turn off Q1. Current sensing is disabled for a blanking time of 100ns at the beginning of
the on-time to prevent false triggering of the current limit comparator due to leading edge current spikes.
Because of the blanking time and the turn-on and turn-off delays created by the PFET, the on-time at the PGATE
pin should not be set less than 150ns. An on-time shorter than that may prevent the current limit detection circuit
from properly detecting an over-current condition. The duration of the subsequent forced off-time is a function of
the input voltage and the voltage at the FB pin, as shown in Figure 10. The longer-than-normal forced off-time
allows the inductor current to decrease to a low level before the next on-time. This cycle-by-cycle monitoring,
followed by a forced off-time, provides effective protection from output load faults over a wide range of operating
conditions.
The voltage across the R
ADJ
resistor is set by an internal 40µA current sink at the ADJ pin. When using Q1’s
R
DS(ON)
for sensing, the current at which the current limit comparator switches is calculated from:
I
CL
= 40µA x R
ADJ
/R
DS(ON)
(6)
When using a sense resistor (R
SEN
) the threshold of the current limit comparator is calculated from:
Copyright © 2008–2013, Texas Instruments Incorporated Submit Documentation Feedback 11
Product Folder Links: LM25085 LM25085-Q1