Data Sheet

ManualsBrandsUnbranded ManualsActive ComponentsSN74221N Logic IC - Multivibrator Monostable 40 ns PDIP 16

   

  

  

SDLS213B − DECEMBER 1983 − REVISED NOVEMBER 2004

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

D Dual Versions of Highly Stable SN54121

and SN74121 One Shots

D SN54221 and SN74221 Demonstrate

Electrical and Switching Characteristics

That Are Virtually Identical to the SN54121

and SN74121 One Shots

D Pinout Is Identical to the SN54123,

SN74123, SN54LS123, and SN74LS123

D Overriding Clear Terminates Output Pulse

TYPE

MAXIMUM

OUTPUT

PULSE

LENGTH(S)

SN54221 21

SN74221 28

SN54LS221 49

SN74LS221 70

description/ordering information

The ’221 and ’LS221 devices are dual

multivibrators with performance characteristics

virtually identical to those of the ’121 devices.

Each multivibrator features a negative-transition-

triggered input and a positive-transition-triggered

input, either of which can be used as an inhibit

input.

ORDERING INFORMATION

PACKAGE

†

ORDERABLE

PART NUMBER

TOP-SIDE

MARKING

PDIP − N

Tube

SN74221N SN74221N

PDIP − N Tube

SN74LS221N SN74LS221N

0°C to 70°C

SOIC − D

Tube SN74LS221D

LS221

0°C to 70°C SOIC − D

Tape and reel SN74LS221DR

LS221

SOP − NS Tape and reel SN74LS221NSR 74LS221

SSOP − DB Tape and reel SN74LS221DBR LS221

CDIP − J

Tube

SNJ54221J SNJ54221J

−55°C to 125°C

CDIP − J Tube

SNJ54LS221J SNJ54LS221J

−55 C to 125 C

LCCC − FK Tube SNJ54LS221FK SNJ54LS221FK

†

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are

available at www.ti.com/sc/package.

  !"# $ %&'# "$  (&)*%"# +"#',

+&%#$ %! # $('%%"#$ (' #-' #'!$  '."$ $#&!'#$

$#"+"+ /""#0, +&%# (%'$$1 +'$ # '%'$$"*0 %*&+'

#'$#1  "** (""!'#'$,

3212019

10 11 12 13

ext

2CLR

1CLR

ext

GND

1CLR

ext

GND

ext

2CLR

SN54221, SN54LS221 ...J PACKAGE

SN74221 ...N PACKAGE

SN74LS221 . . . D, DB, N, OR NS PACKAGE

(TOP VIEW)

SN54LS221 . . . FK PACKAGE

(TOP VIEW)

ext

2R /C

ext

NC − No internal connection

 (+&%#$ %!(*"# # 2343 "** (""!'#'$ "' #'$#'+

&*'$$ #-'/$' #'+,  "** #-' (+&%#$ (+&%#

(%'$$1 +'$ # '%'$$"*0 %*&+' #'$#1  "** (""!'#'$,

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Summary of content (27 pages)

PAGE 1
SDLS213B − DECEMBER 1983 − REVISED NOVEMBER 2004 D Dual Versions of Highly Stable SN54121 D TYPE MAXIMUM OUTPUT PULSE LENGTH(S) SN54221 21 SN74221 28 SN54LS221 49 SN74LS221 70 1 16 2 15 3 14 4 13 5 12 6 11 7 10 8 9 VCC 1Rext/Cext 1Cext 1Q 2Q 2CLR 2B 2A SN54LS221 . . .
PAGE 2
SDLS213B − DECEMBER 1983 − REVISED NOVEMBER 2004 description/ordering information (continued) Pulse triggering occurs at a particular voltage level and is not directly related to the transition time of the input pulse.
PAGE 3
SDLS213B − DECEMBER 1983 − REVISED NOVEMBER 2004 timing component connections VCC Rext To Cext Terminal To Rext/Cext Terminal NOTE: Due to the internal circuit, the Rext/Cext terminal never is more positive than the Cext terminal.
PAGE 4
SDLS213B − DECEMBER 1983 − REVISED NOVEMBER 2004 schematics of inputs and outputs SN54/74221 EQUIVALENT OF EACH INPUT TYPICAL OF ALL OUTPUTS VCC VCC 100 Ω NOM Req Input Output A Input: Req = 4 kΩ NOM B, CLR Input: Req = 2 kΩ NOM SN54/74LS221 EQUIVALENT OF EACH INPUT TYPICAL OF ALL OUTPUTS VCC VCC 120 Ω NOM Req Input Output A Input: Req = 25 kΩ NOM B Input: Req = 15.4 kΩ NOM CLR: Req = 12.
PAGE 5
SDLS213B − DECEMBER 1983 − REVISED NOVEMBER 2004 absolute maximum ratings over operating free-air temperature range (unless otherwise noted)† Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V Input voltage range, VI (see Note 1): ’LS221 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
PAGE 6
SDLS213B − DECEMBER 1983 − REVISED NOVEMBER 2004 electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS† VT+ Positive-going threshold voltage, B input VCC = MIN VT− Negative-going threshold voltage, B input VCC = MIN MIN SN54221 TYP‡ MAX 1.
PAGE 7
SDLS213B − DECEMBER 1983 − REVISED NOVEMBER 2004 switching characteristics VCC = 5 V, RL = 400 Ω, TA = 25_C (see Figures 1 and 2) PARAMETER FROM (INPUT) TO (OUTPUT) SN54221 TEST CONDITIONS MIN A tPLH B Q Cext = 80 pF, A tPHL tPHL tPLH tw B Rext = 2 kΩ Q TYP MAX TYP MAX 45 70 45 70 35 55 35 55 50 80 50 80 40 65 40 65 Q CLR A or B Q Q or Q SN74221 MIN 27 27 40 40 Cext = 80 pF,
PAGE 8
SDLS213B − DECEMBER 1983 − REVISED NOVEMBER 2004 electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER VT+ Positive-going threshold voltage, B input VCC = MIN VT− Negative-going threshold voltage, B input VCC = MIN VIK VOH MIN 1 VCC = MIN, VCC = MIN, II = −18 mA IOH = −400 µA VOL VCC = MIN IOL = 4 mA IOL = 8 mA II VCC = MAX, VI = 7 V VCC
PAGE 9
SDLS213B − DECEMBER 1983 − REVISED NOVEMBER 2004 switching characteristics VCC = 5 V, RL = 2 kΩ, TA = 25_C (see Figures 1 and 2) PARAMETER FROM (INPUT) TO (OUTPUT) SN54LS221 TEST CONDITIONS MIN A tPLH B Q Cext = 80 pF, A tPHL tPHL tPLH tw B Rext = 2 kΩ Q Q CLR A or B Q Q or Q SN74LS221 TYP MAX 45 MIN TYP MAX 70 45 70 35 55 35 55 50 80 50 80 40 65 40 65 35 55 35 55 44 65 4
PAGE 10
SDLS213B − DECEMBER 1983 − REVISED NOVEMBER 2004 PARAMETER MEASUREMENT INFORMATION tw 3V B† 0V ≥ 60 ns 3V CLR 0V tPLH tPHL VOH Q VOL tPHL tPLH VOH Q VOL CONDITION 1: TRIGGER FROM B, THEN CLR 3V B† 0V ≥ 60 ns 3V CLR 0V VOH Q VOL CONDITION 2: TRIGGER FROM B, THEN CLR 3V B† 0V ≥ 50 ns ≥0 tsu 3V CLR 0V tw Triggered VOH Q VOL Not Triggered CONDITION 3: CLR OVERRIDING B, THEN TRIGGER FROM B † A is low.
PAGE 11
SDLS213B − DECEMBER 1983 − REVISED NOVEMBER 2004 PARAMETER MEASUREMENT INFORMATION 3V B† 0V ≥ 50 ns ≥ 50 ns 3V CLR 0V VOH Q VOL CONDITION 4: TRIGGERING FROM POSITIVE TRANSITION OF CLR tw 3V A‡ 0V ≥ 60 ns 3V CLR 0V tPLH tPHL VOH Q VOL tPHL tPLH VOH Q VOL CONDITION 5: TRIGGER FROM A, THEN CLR 3V A‡ 0V tw VOH Q VOL tw VOH Q VOL CONDITION 6: TRIGGER FROM A † A is low. ‡ B and CLR are high. NOTES: A.
PAGE 12
SDLS213B − DECEMBER 1983 − REVISED NOVEMBER 2004 PARAMETER MEASUREMENT INFORMATION VCC Test Point RL From Output Under Test (see Note B) CL = 15 pF (see Note A) High-Level Pulse tw Low-Level Pulse LOAD CIRCUIT FOR BI-STATE TOTEM-POLE OUTPUTS VOLTAGE WAVEFORMS PULSE DURATIONS 3V Input tPLH 3V Timing Input VOH In-Phase Output 0V tsu th tPHL 3V Data Input 0V 0V tPHL VOL tPLH VOH Out-of-Phase Output
PAGE 13
SDLS213B − DECEMBER 1983 − REVISED NOVEMBER 2004 TYPICAL CHARACTERISTICS (SN54/74221 ONLY)† VARIATION IN OUTPUT PULSE vs SUPPLY VOLTAGE DISTRIBUTION OF UNITS FOR OUTPUT PULSE 1 Relative Frequency of Occurrence ∆ t w − Variation in Output Pulse − % VCC = 5 V TA = 25°C Median +0.5% Cext = 60 pF Rext = 10 kΩ TA = 25°C 0.5 tw ≈ 420 ns at VCC = 5 V 0 − 0.5 Median +0.5% −1 4.5 Median 4.75 5.
PAGE 14
PACKAGE OPTION ADDENDUM www.ti.
PAGE 15
PACKAGE OPTION ADDENDUM www.ti.
PAGE 16
PACKAGE OPTION ADDENDUM www.ti.com 25-Sep-2013 PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
PAGE 17
PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SN74LS221DBR SSOP SN74LS221DR SN74LS221NSR SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant 12.0 16.0 Q1 DB 16 2000 330.0 16.4 8.2 6.6 2.5 SOIC D 16 2500 330.0 16.4 6.5 10.3 2.1 8.0 16.0 Q1 SO NS 16 2000 330.0 16.4 8.2 10.5 2.5 12.0 16.
PAGE 18
PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) SN74LS221DBR SSOP DB 16 2000 367.0 367.0 38.0 SN74LS221DR SOIC D 16 2500 333.2 345.9 28.6 SN74LS221NSR SO NS 16 2000 367.0 367.0 38.
PAGE 19
PAGE 20
PAGE 21
PAGE 22
PAGE 23
PAGE 24
PAGE 25
PAGE 26
MECHANICAL DATA MSSO002E – JANUARY 1995 – REVISED DECEMBER 2001 DB (R-PDSO-G**) PLASTIC SMALL-OUTLINE 28 PINS SHOWN 0,38 0,22 0,65 28 0,15 M 15 0,25 0,09 8,20 7,40 5,60 5,00 Gage Plane 1 14 0,25 A 0°–ā8° 0,95 0,55 Seating Plane 2,00 MAX 0,10 0,05 MIN PINS ** 14 16 20 24 28 30 38 A MAX 6,50 6,50 7,50 8,50 10,50 10,50 12,90 A MIN 5,90 5,90 6,90 7,90 9,90 9,90 12,30 DIM 4040065 /E 12/01 NOTES: A. B. C. D. All linear dimensions are in millimeters.
PAGE 27
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.