Datasheet

VBAT , VDD33
VDDIO, VDD18
IORST
CS
ICACT
VDD15
DIGPOR
CK32K
BGOK
CK32KOK
MNTR_(VDD18,VIO)_OK
MNTR_VDD33_OK
RESETN_PWR
TDELRSTPWR (61us)
TDELMNTRVIOEN (91.5us)
TDELVDD33EN (91.5us)
TMNTR (183.1us)
(input 60M) CLOCK
PLL 480M LOCKED
TPLL (300us)
DIR
TBGAP (2ms)
TPWONVDD15 (100us)
RESETB
TDELRESETB (244.1us)
TVBBDET (10us)
TCK32K_PWON (125us)
TMNTR (183.1us)
TDEL_CS_SUPPLYOK (2.84ms)
TDEL_RST_DIR (0.54ms)
NOPWR OFF HWRST COLDRST ACTIVE
TUSB1210
www.ti.com SLLSE09F –NOVEMBER 2009–REVISED AUGUST 2012
5.3 Power Management
5.3.1 Power On Sequence
5.3.1.1 Timing Diagram
Figure 5-1. TUSB1210 Power-Up Timing (ULPI Clock Input Mode)
Copyright © 2009–2012, Texas Instruments Incorporated Power Module 15
Submit Documentation Feedback
Product Folder Links: TUSB1210