Datasheet

ELECTRICAL CHARACTERISTICS
Driver
Receiver
Device
TSB41BA3D
SLLS959A DECEMBER 2008 REVISED MARCH 2009 ...............................................................................................................................................
www.ti.com
over recommended ranges of operating conditions (unless otherwise noted)
PARAMETER TEST CONDITION MIN TYP MAX UNIT
V
OD
1394a differential output voltage 56 , See Figure 1 172 265 mV
V
OD
1394b differential output voltage 300 700 800 mV
Driver difference current,
I
DIFF
Drivers enabled, speed signaling off 1.05
(1)
1.05
(1)
mA
TPA+, TPA , TPB+, TPB
Common-mode speed signaling current,
I
SP200
S200 speed signaling enabled 4.84
(2)
2.53
(2)
mA
TPB+, TPB
Common-mode speed signaling current,
I
SP400
S400 speed signaling enabled 12.4
(2)
8.1
(2)
mA
TPB+, TPB
V
OFF
Off-state differential voltage Drivers disabled, See Figure 1 20 mV
(1) Limits defined as algebraic sum of TPA+ and TPA driver currents. Limits also apply to TPB+ and TPB algebraic sum of driver
currents.
(2) Limits defined as absolute limit of each TPB+ and TPB driver currents.
over recommended ranges of operating conditions (unless otherwise noted)
PARAMETER TEST CONDITION MIN TYP MAX UNIT
4 7 k
Z
ID
Differential impedance Drivers disabled
4 pF
20 k
Z
IC
Common-mode impedance Drivers disabled
24 pF
V
TH-R
Receiver input threshold voltage Drivers disabled 30 30 mV
V
TH-CB
Cable bias detect threshold, TPBx cable inputs Drivers disabled 0.6 1 V
V
TH
+ Positive arbitration comparator threshold voltage Drivers disabled 89 168 mV
V
TH
Negative arbitration comparator threshold voltage Drivers disabled 168 89 mV
V
TH-SP200
Speed signal threshold 49 131 mV
TPBIAS TPA common-mode
voltage, drivers disabled
V
TH-SP400
Speed signal threshold 314 396 mV
over recommended ranges of operating conditions (unless otherwise noted)
PARAMETER TEST CONDITION MIN TYP MAX UNIT
I
DD
Supply current 3.3 V
DD
(1)
110 150 mA
V
TH
Power status threshold, CPS input
(2)
400-k resistor
(2)
4.7 7.5 V
High-level output voltage, CTL0, CTL1, D0 D7,
V
OH
V
DD
= 3 to 3.6 V, I
OH
= 4 mA 2.8 V
PCLK, S5_LKON outputs
Low-level output voltage, CTL0, CTL1, D0 D7,
V
OL
I
OL
= 4 mA 0.4 V
PCLK, S5_LKON outputs
Positive peak bus holder current, D0 D7,
I
BH+
V
DD
= 3.6 V, V
I
= 0 V to V
DD
0.05 1 mA
CTL0 CTL1, LREQ
Negative peak bus holder current, D0 D7,
I
BH
V
DD
= 3.6 V, V
I
= 0 V to V
DD
1.0 0.05 mA
CTL0 CTL1, LREQ
TSB41BA3D ± 5
Off-state output current, CTL0, CTL1, D0 D7,
I
OZ
V
O
= V
DD
or 0 V µ A
S5_LKON I/Os
TSB41BA3DI ± 20
I
IRST
Pullup current, RESET input V
I
= 1.5 V or 0 V 90 20 µ A
V
O
TPBIAS output voltage At rated I
O
current 1.665 2.015 V
(1) Repeat max packet (one port receiving maximum size isochronous packet 4096 bytes, sent on every isochronous interval, data value of
0x00FF 00FFh; two ports repeating; all ports with S400 Beta-mode connection), V
DD3.3
= 3.3 V, internal regulator, T
A
= 25 ° C
(2) Measured at cable-power side of resistor
16 Submit Documentation Feedback Copyright © 2008 2009, Texas Instruments Incorporated
Product Folder Link(s): TSB41BA3D