Datasheet

TS5A3160
SCDS216C OCTOBER 2005REVISED MARCH 2012
www.ti.com
ELECTRICAL CHARACTERISTICS FOR 1.8-V SUPPLY
(1)
V
+
= 1.65 V to 1.95 V, T
A
= –40°C to 85°C (unless otherwise noted)
PARAMETER SYMBOL TEST CONDITIONS T
A
V
+
MIN TYP MAX UNIT
Analog Switch
Analog signal V
COM
, V
NC
,
0 V
+
V
range V
NO
Switch ON, 25°C 5
Peak ON 0 (V
NO
or V
NC
) V
+
,
r
peak
1.65 V
See Figure 13
resistance I
COM
= –2 mA,
Full 15
25°C 2 2.5
ON-state V
NO
or V
NC
= 1.5 V, Switch ON,
r
on
1.65 V
resistance I
COM
= –2 mA, See Figure 13
Full 3.5
ON-state 25°C 0.15 0.4
resistance
V
NO
or V
NC
= 1.5 V, Switch ON,
match Δr
on
1.65 V
I
COM
= –2 mA, See Figure 13
Full 0.4
between
channels
0 (V
NO
or V
NC
) V
+
, Switch ON,
25°C 5
ON-state
I
COM
= –2 mA, See Figure 13
resistance r
on(flat)
1.65 V
25°C 4.5
V
NO
or V
NC
= 0.6 V, 1.5 V, Switch ON,
flatness
I
COM
= –2 mA, See Figure 13
Full
V
NC
or V
NO
= 0.3 V, 25°C –5 2 5
V
COM
= 1.65 V,
I
NC(OFF)
, Switch OFF,
or 1.95 V nA
NC, NO
I
NO(OFF)
See Figure 14
Full –20 20
V
NC
or V
NO
= 1.65 V,
OFF leakage
V
COM
= 0.3 V,
current
25°C –1 0.1 1
I
NC(PWROFF)
, V
NC
or V
NO
= 0 to 1.95 V, Switch OFF,
0 V μA
I
NO(PWROFF)
V
COM
= 1.95 V to 0, See Figure 14
Full –5 5
V
NC
or V
NO
= 0.3 V, 25°C –5 2 5
NC, NO V
COM
= Open,
I
NC(ON)
, Switch ON,
ON leakage or 1.95 V nA
I
NO(ON)
See Figure 15
Full –20 20
current V
NC
or V
NO
= 1.65 V,
V
COM
= Open,
COM 25°C –1 0.1 1
V
COM
= 0 to 1.95 V, Switch OFF,
OFF leakage I
COM(PWROFF)
0 V μA
V
NC
or V
NO
=1.95 V to 0, See Figure 14
Full –5 5
current
V
COM
= 0.3 V, 25°C –5 2 5
COM V
NC
or V
NO
= Open,
Switch ON,
ON leakage I
COM(ON)
or 1.95 V nA
See Figure 15
Full –20 20
current V
COM
= 1.65 V,
V
NC
or V
NO
= Open,
Digital Control Input (IN)
(2)
Input logic high V
IH
Full 1.5 5.5 V
Input logic low V
IL
Full 0 0.6 V
25°C –2 2
Input leakage
I
IH
, I
IL
V
I
= 5.5 V or 0 1.95 V nA
current
Full –20 20
(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum
(2) All unused digital inputs of the device must be held at V
+
or GND to ensure proper device operation. Refer to the TI application report,
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
10 Submit Documentation Feedback Copyright © 2005–2012, Texas Instruments Incorporated
Product Folder Link(s): TS5A3160