Datasheet

TEST CIRCUIT VOLTAGE WAVEFORMS
50 Ω
−3 V
3 V
Output
Input
V
OL
V
OH
t
PHL
Generator
(see Note B)
t
PLH
Output
C
L
(see Note A)
NOTES: A. C
L
includes probe and jig capacitance.
B. The pulse generator has the following characteristics: Z
O
= 50 Ω, 50% duty cycle, t
r
≤ 10 ns, t
f
≤ 10 ns.
0 V 0 V
50% 50%
50 Ω
TEST CIRCUIT VOLTAGE WAVEFORMS
0 V
2.25 V
Output
Input
V
OL
V
OH
t
PLH
Generator
(see Note B)
R
L
3 V
FORCEOFF
RS-232
Output
t
PHL
C
L
(see Note A)
NOTES: A. C
L
includes probe and jig capacitance.
B. The pulse generator has the following characteristics: PRR = 250 kbit/s, Z
O
= 50 Ω, 50% duty cycle, t
r
≤ 10 ns, t
f
≤ 10 ns.
50%
50%
1.125 V
1.125 V
50 Ω
TEST CIRCUIT VOLTAGE WAVEFORMS
−3 V
−3 V
3 V
3 V
0 V
3 V
Output
Input
V
OL
V
OH
t
TLH
Generator
(see Note B)
R
L
3 V
FORCEOFF
RS-232
Output
t
THL
C
L
(see Note A)
SR(tr) +
6 V
t
THL
or t
TLH
NOTES: A. C
L
includes probe and jig capacitance.
B. The pulse generator has the following characteristics: PRR = 250 kbit/s, Z
O
= 50 Ω, 50% duty cycle, t
r
≤ 10 ns, t
f
≤ 10 ns.
TRS3318E
www.ti.com SLLS805B –APRIL 2007–REVISED OCTOBER 2013
PARAMETER MEASUREMENT INFORMATION
Figure 1. Driver Slew Rate
Figure 2. Driver Pulse Skew
Figure 3. Receiver Propagation Delay Times
Copyright © 2007–2013, Texas Instruments Incorporated Submit Documentation Feedback 9
Product Folder Links: TRS3318E