Datasheet

TABISGND
DCQPACKAGE
SOT223
(TOPVIEW)
5
IN
OUT
GND
NR/FB
EN
DBVPACKAGE
SOT23
(TOPVIEW)
IN
GND
EN 3 NR/FB
OUT1
2
5
4
IN
N/C
N/C
EN
8
7
6
5
OUT
N/C
NR/FB
GND
1
2
3
4
DRBPACKAGE
3mmx3mmSON
(TOPVIEW)
43
6
21
TPS736xx
SBVS038T –SEPTEMBER 2003–REVISED AUGUST 2010 www.ti.com
PIN CONFIGURATIONS
PIN DESCRIPTIONS
SOT23 SOT223 3x3 SON
(DBV) (DCQ) (DRB)
NAME PIN NO. PIN NO. PIN NO. DESCRIPTION
IN 1 1 8 Input supply
GND 2 3, 6 4, Pad Ground
Driving the enable pin (EN) high turns on the regulator. Driving this pin low puts the
EN 3 5 5 regulator into shutdown mode. Refer to the Shutdown section under Applications
Information for more details. EN can be connected to IN if not used.
Fixed voltage versions only—connecting an external capacitor to this pin bypasses
NR 4 4 3
noise generated by the internal bandgap, reducing output noise to very low levels.
Adjustable voltage version only—this is the input to the control loop error amplifier,
FB 4 4 3
and is used to set the output voltage of the device.
OUT 5 2 1 Output of the Regulator. There are no output capacitor requirements for stability.
6 Submit Documentation Feedback Copyright © 2003–2010, Texas Instruments Incorporated