Datasheet

www.ti.com
DEVICE INFORMATION
UVLO1
Comp
+
-
+
-
+
-
+
-
Thermal
Shutdown
2.5V
+-
Current
Sense
Reference
V
ref
V
ref
ENA_1
FB1
ENA_1
FallingEdge
Delay
0.95xV
ref
FB2
Current
Sense
+-
ENA_2
ENA_2
V
ref
V
IN1
(2Pins)
GND
EN
V
IN2
(2Pins)
SEQ
(seeNoteB)
PG1
MR2
RESET
V
IN1
MR1
V
IN1
RisingEdge
Deglitch
Reset
Comp
V
OUT2
(2Pins)
FallingEdge
Deglitch
0.83 x V
ref
FB2
V UVComp
OUT2
FallingEdge
Deglitch
0.83 x V
ref
FB1
V UVComp
OUT1
Power
Sequence
Logic
ENA_1
ENA_2
V
IN1
10kW
V
SENSE1
(seeNoteA)
V (2Pins)
OUT1
V
SENSE2
(seeNoteA)
10kW
0.95xV
ref
FB1
RisingEdge
Deglitch
PG
Comp
+
-
TPS70745, TPS70748
TPS70751, TPS70758
TPS70702
SLVS291D – MAY 2000 – REVISED DECEMBER 2007
Fixed Voltage Version
A. For most applications, V
SENSE1
and V
SENSE2
should be externally connected to V
OUT
as close as possible to the
device. For other implementations, refer to SENSE terminal connection discussion in the Application Information
section.
B. If the SEQ terminal is floating at the input, V
OUT2
powers up first.
Copyright © 2000 – 2007, Texas Instruments Incorporated Submit Documentation Feedback 7