Datasheet

I2S.SYNC
I2S.CLK
I2S.DIN
I2S.DOUT
23
22 1
0 23
22
1
0 23
22 1
0 23
22 1
0
23
22
1
0
23
22 1
0 23
22 1
0 23
22 1
0
Channel1 Channel2 Channel3 Channel4
T1
T3 T3 T3 T3 T3 T3 T3 T3
T4 T4 T4 T4 T4 T4 T4 T4
T5 T5 T5 T5 T5 T5 T5 T5
T2 T2 T2 T2
T0 T1
8dummy
bits
8dummy
bits
8dummy
bits
8dummy
bits
8dummy
bits
8dummy
bits
037-030
TPS65930/TPS65920
SWCS037GMAY 2008 REVISED APRIL 2011
www.ti.com
12.4.2 TDM Data Format
Table 12-7 and Table 12-8 assume testing over the recommended operating conditions (see Figure 12-4).
Figure 12-4. TDM InterfaceTDM Master Mode
100 Timing Requirements and Switching Characteristics Copyright © 20082011, Texas Instruments Incorporated
Submit Documentation Feedback
focus.ti.com: TPS65930/TPS65920