Datasheet
TPS23757
SLVS948D –JULY 2009–REVISED NOVEMBER 2013
www.ti.com
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
FRS
Switching frequency CTL = V
B
, measure GATE, R
FRS
= 68.1 kΩ 227 253 278 kHz
D
MAX
Duty cycle CTL= V
B
, measure GATE 76 78 80 %
V
SYNC
Synchronization Input threshold 2 2.2 2.4 V
CTL
V
ZDC
0% duty cycle threshold V
CTL
↓ until GATE stops 1.3 1.5 1.7 V
Softstart period Interval from switching start to V
CSMAX
1.9 3.9 6.2 ms
Input resistance 70 100 145 kΩ
BLNK
BLNK = RTN 35 55 78
Blanking delay
ns
(In addition to t
1
)
R
BLNK
= 49.9 kΩ 38 55 70
DT
CTL = V
B
, C
GATE
= 1 nF,
C
GAT2
= 1 nF, measure GATE, GAT2
t
DT1
R
DT
= 24.9 kΩ, GAT2 ↑ to GATE ↑ 40 50 62.5
Dead time
ns
t
DT2
See Figure 2 for t
DTx
definition R
DT
= 24.9 kΩ, GATE ↓ to GAT2 ↓ 40 50 62.5
t
DT1
R
DT
= 75 kΩ, GAT2 ↑ to GATE ↑ 120 150 188
t
DT2
R
DT
= 75 kΩ, GATE ↓ to GAT2 ↓ 120 150 188
CS
V
CSMAX
Maximum threshold voltage V
CTL
= V
B
, V
CS
rising until GATE duty cycle drops 0.5 0.55 0.6 V
t
1
Turnoff delay V
CS
= 0.65 V 24 40 70 ns
Internal slope compensation
V
SLOPE
Peak voltage at maximum duty cycle, referenced to CS 120 155 185 mV
voltage
Peak slope compensation
I
SL_EX
V
CTL
= V
B
, I
CS
at maximum duty cycle 30 42 54 μA
current
Bias current (sourcing) DC component of I
CS
1 2.5 4.3 μA
GATE
Source current V
CTL
= V
B
, V
C
= 12 V, GATE high, pulsed measurement 0.37 0.6 0.95 A
Sink current V
CTL
= V
B
, V
C
= 12 V, GATE low, pulsed measurement 0.7 1.0 1.4 A
GAT2
V
CTL
= V
B
, V
C
= 12 V, GAT2 high, R
DT
= 24.9 kΩ, pulsed
Source current 0.37 0.6 0.95 A
measurement
V
CTL
= V
B
, V
C
= 12 V, GAT2 low, R
DT
= 24.9 kΩ, pulsed
Sink current 0.7 1.0 1.4 A
measurement
APD / PPD
V
APDEN
V
APD
rising 1.43 1.5 1.57
APD threshold voltage V
V
APDH
Hysteresis
(2)
0.29 0.31 0.33
V
PPDEN
V
PPD
- V
VSS
rising, UVLO disable 1.45 1.55 1.65
V
V
PPDH
Hysteresis
(2)
0.29 0.31 0.33
PPD threshold voltage
V
PPD2
V
PPD
- V
VSS
rising, Class enable 7.4 8.3 9.2
V
V
PPD2H
Hysteresis
(2)
0.5 0.6 0.7
APD leakage current
V
C
= 12 V, V
APD
= V
B
1 μA
(source or sink)
I
PPD
PPD sink current V
PPD
-V
VSS
= 1.5 V 2.5 5 7.5 μA
THERMAL SHUTDOWN
Turnoff temperature T
J
rising 135 145 155 °C
Hysteresis
(3)
20 °C
(2) The hysteresis tolerance tracks the rising threshold for a given device.
(3) These parameters are provided for reference only, and do not constitute part of TI's published specifications for purposes of TI's product
warranty.
4 Submit Documentation Feedback Copyright © 2009–2013, Texas Instruments Incorporated