Datasheet

TPD12S016
SLLSE96D –SEPTEMBER 2011–REVISED DECEMBER 2012 www.ti.com
Voltage Level Shifter – CEC Lines (x_A and x_B ports) VCCA = 3.3 V
PARAMETER PINS TEST CONDITIONS MIN TYP MAX UNIT
A to B CEC Channel Enabled 375
t
PHL
Propagation delay nS
B to A CEC Channel Enabled 305
A to B CEC Channel Enabled 13.8 µS
t
PLH
Propagation delay
B to A CEC Channel Enabled 16.6 nS
A Port fall time A-Port CEC Channel Enabled 160
t
FALL
nS
B Port fall time B-Port CEC Channel Enabled 170
A Port rise time A-Port CEC Channel Enabled 305 nS
t
RISE
B Port rise time B-Port CEC Channel Enabled 28 µS
Voltage Level Shifter – HPD Lines (x_A and x_B ports) VCCA = 3.3 V
PARAMETER PINS TEST CONDITIONS MIN TYP MAX UNIT
t
PHL
Propagation delay B to A HPD Channel Enabled 14.2 µS
t
PLH
Propagation delay B to A HPD Channel Enabled 9.2 µS
t
FALL
A Port fall time A-Port HPD Channel Enabled 1.1 nS
t
RISE
A Port rise time A-Port HPD Channel Enabled 1.1 nS
12 Submit Documentation Feedback Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Links :TPD12S016