Datasheet
TLV320AIC33
www.ti.com
........................................................................................................................................... SLAS480B – JANUARY 2006 – REVISED DECEMBER 2008
Page 0 / Register 91: PGA_R to RIGHT_LOP/M Volume Control Register
BIT READ/ RESET DESCRIPTION
WRITE VALUE
D7 R/W 0 PGA_R Output Routing Control
0: PGA_R is not routed to RIGHT_LOP/M
1: PGA_R is routed to RIGHT_LOP/M
D6-D0 R/W 0000000 PGA_R to RIGHT_LOP/M Analog Volume Control
For 7-bit register setting versus analog gain values, see Table 4
Page 0 / Register 92: DAC_R1 to RIGHT_LOP/M Volume Control Register
BIT READ/ RESET DESCRIPTION
WRITE VALUE
D7 R/W 0 DAC_R1 Output Routing Control
0: DAC_R1 is not routed to RIGHT_LOP/M
1: DAC_R1 is routed to RIGHT_LOP/M
D6-D0 R/W 0000000 DAC_R1 to RIGHT_LOP/M Analog Volume Control
For 7-bit register setting versus analog gain values, see Table 4
Page 0 / Register 93: RIGHT_LOP/M Output Level Control Register
BIT READ/ RESET DESCRIPTION
WRITE VALUE
D7-D4 R/W 0000 RIGHT_LOP/M Output Level Control
0000: Output level control = 0-dB
0001: Output level control = 1-dB
0010: Output level control = 2-dB
...
1000: Output level control = 8-dB
1001: Output level control = 9-dB
1010 – 1111: Reserved. Do not write these sequences to these register bits.
D3 R/W 0 RIGHT_LOP/M Mute
0: RIGHT_LOP/M is muted
1: RIGHT_LOP/M is not muted
D2 R/W 0 Reserved. Write only zero to this register bit.
D1 R 0 RIGHT_LOP/M Volume Control Status
0: All programmed gains to RIGHT_LOP/M have been applied
1: Not all programmed gains to RIGHT_LOP/M have been applied yet
D0 R/W 0 RIGHT_LOP/M Power Control
0: RIGHT_LOP/M is not fully powered up
1: RIGHT_LOP/M is fully powered up
Page 0 / Register 94: Module Power Status Register
BIT READ/ RESET DESCRIPTION
WRITE VALUE
D7 R 0 Left DAC Power Status
0: Left DAC not fully powered up
1: Left DAC fully powered up
D6 R 0 Right DAC Power Status
0: Right DAC not fully powered up
1: Right DAC fully powered up
D5 R 0 MONO_LOP/M Power Status
0: MONO_LOP/M output driver powered down
1: MONO_LOP/M output driver powered up
D4 R 0 LEFT_LOP/M Power Status
0: LEFT_LOP/M output driver powered down
1: LEFT_LOP/M output driver powered up
D3 R 0 RIGHT_LOP/M Power Status
0: RIGHT_LOP/M is not fully powered up
1: RIGHT_LOP/M is fully powered up
Copyright © 2006 – 2008, Texas Instruments Incorporated Submit Documentation Feedback 71
Product Folder Link(s): TLV320AIC33