Datasheet
www.ti.com
D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
SCL
SDA
Start Bit = 0 Stop Bit = 1
SMARTDM Device
Address
(see Table 3-1)
Register
Address
Register Content
TLV320AIC20, TLV320AIC21
TLV320AIC24, TLV320AIC25
TLV320AIC20K, TLV320AIC24K
SLAS363D – MARCH 2002 – REVISED APRIL 2005
Table 2. SMARTDM Device Addresses
TOTAL CHANNELS POSITION IN CASCADE (1 CODEC HAS 2 CHANNELS)
CHAN-
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
NELS
1 0000
2 0001 0000
3 0010 0001 0000
4 0011 0010 0001 0000
5 0100 0011 0010 0001 0000
6 0101 0100 0011 0010 0001 0000
7 0110 0101 0100 0011 0010 0001 0000
8 0111 0110 0101 0100 0011 0010 0001 0000
9 1000 0111 0110 0101 0100 0011 0010 0001 0000
10 1001 1000 0111 0110 0101 0100 0011 0010 0001 0000
11 1010 1001 1000 0111 0110 0101 0100 0011 0010 0001 0000
12 1011 1010 1001 1000 0111 0110 0101 0100 0011 0010 0001 0000
13 1100 1011 1010 1001 1000 0111 0110 0101 0100 0011 0010 0001 0000
14 1101 1100 1011 1010 1001 1000 0111 0110 0101 0100 0011 0010 0001 0000
15 1110 1101 1100 1011 1010 1001 1000 0111 0110 0101 0100 0011 0010 0001 0000
16 1111 1110 1101 1100 1011 1010 1001 1000 0111 0110 0101 0100 0011 0010 0001 0000
S
2
C (Start-Stop Communication)
The S
2
C is a write-only interface selected by programming bits D1-D0 of control register 2 to 01. The SDA input
is normally in a high state, pulled low (START bit) to start the communication, and pulled high (STOP bit) after
the transmission of the LSB. Figure 30 shows the timing diagram of S
2
C. The S
2
C also supports a broadcast
mode in which the same register of all devices in cascade is programmed in a single write. To use S
2
C's
broadcast mode, execute the following steps:
1. Write 111 1000 1111 1111 after the start bit to enable the broadcast mode.
2. Write data to program control register as specified in Figure 30 with bits D14-D11 = XXXX (don't care).
3. Write 111 1000 0000 0000 after the start bit to disable the broadcast mode.
Figure 30. S
2
C Programming
35