Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsLinear ICsLinear IC - Op-amp J-FET PDIP 14



  

  

µ  



SLOS193B − FEBRUARY 1997 − REVISED MAY 2004

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

D 2× Bandwidth (2 MHz) of the TL06x and

TL03x Operational Amplifiers

D Low Supply Current ... 290 µA/Ch Typ

D On-chip Offset Voltage Trimming for

Improved DC Performance

D High Output Drive, Specified into 100-Ω

Loads

D Lower Noise Floor Than Earlier

Generations of Low-Power BiFETs

description

The TLE206x series of low-power JFET-input operational amplifiers doubles the bandwidth of the earlier

generation TL06x and TL03x BiFET families without significantly increasing power consumption. Texas

Instruments Excalibur process also delivers a lower noise floor than the TL06x and TL03x. On-chip zener

trimming of offset voltage yields precision grades for dc-coupled applications. The TL206x devices are

pin-compatible with other Texas Instruments BiFETs; they can be used to double the bandwidth of TL06x and

TL03x circuits or to reduce power consumption of TL05x, TL07x, and TL08x circuits by nearly 90%.

BiFET operational amplifiers offer the inherently-higher input impedance of the JFET-input transistors, without

sacrificing the output drive associated with bipolar amplifiers. This makes them better suited for interfacing with

high-impedance sensors or low-level ac signals. They also feature inherently better ac response than bipolar

or CMOS devices having comparable power consumption. The TLE206x family features a high-output-drive

circuit capable of driving 100-Ω loads at supplies as low as ±5 V. This makes them uniquely suited for driving

transformer loads in modems and other applications requiring good ac characteristics, low power, and high

output drive.

Because BiFET operational amplifiers are designed for use with dual power supplies, care must be taken to

observe common-mode input voltage limits and output swing when operating from a single supply. DC biasing

of the input signal is required and loads should be terminated to a virtual ground node at mid-supply. Texas

Instruments TLE2426 integrated virtual ground generator is useful when operating BiFET amplifiers from single

supplies.

The TLE206x are fully specified at ±15 V and ±5 V. For operation in low-voltage and/or single-supply systems,

Texas Instruments LinCMOS families of operational amplifiers (TLC- and TLV-prefixes) are recommended.

When moving from BiFET to CMOS amplifiers, particular attention should be paid to slew rate and bandwidth

requirements and output loading. The Texas Instruments TLV2432 and TLV2442 CMOS operational amplifiers

are excellent choices to consider.

  !"#$%&" ' ()##*& %' "! +),-(%&" .%&*/

#".)(&' ("!"#$ &" '+*(!(%&"' +*# &0* &*#$' "! *%' '&#)$*&'

'&%.%#. 1%##%&2/ #".)(&" +#"(*''3 ."*' "& *(*''%#-2 (-).*

&*'&3 "! %-- +%#%$*&*#'/

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Summary of content (83 pages)

PAGE 1
µ SLOS193B − FEBRUARY 1997 − REVISED MAY 2004 D 2× Bandwidth (2 MHz) of the TL06x and D D TL03x Operational Amplifiers Low Supply Current . . .
PAGE 2
µ SLOS193B − FEBRUARY 1997 − REVISED MAY 2004 TLE2061 AVAILABLE OPTIONS PACKAGED DEVICES SMALL OUTLINE† (D) CHIP CARRIER (FK) CERAMIC DIP (JG) 500 µV — — 1.5 mV TLE2061ACD — TLE2061CD VIOmax AT 25°C TA 0°C 0 C to 70 70°C C 3 mV 500 µV −40°C −40 C to 85°C 85 C 1.
PAGE 3
µ SLOS193B − FEBRUARY 1997 − REVISED MAY 2004 8 2 7 3 6 4 5 NC VCC + OUT OFFSET N2 3 2 1 20 19 18 5 17 6 16 7 15 8 14 9 10 11 12 13 NC VCC + NC OUT NC TLE2061 AND TLE2061A U PACKAGE (TOP VIEW) NC OFFSET N1 IN− IN+ VCC− 1 10 2 9 3 8 4 7 5 6 8 2 7 3 6 4 5 VCC + 2OUT 2IN − 2IN + TLE2062M, TLE2062AM, TLE2062BM FK PACKAGE (TOP VIEW) NC 1IN − NC 1IN+ NC 4 NC NC VCC+ OUT OFFSET N2
PAGE 4
POST OFFICE BOX 655303 Q1 Q2 • DALLAS, TEXAS 75265 Q6 Q5 See Note A R4 55 kΩ 15 pF C1 Q3 C2 15 pF R2 1.1 kΩ Q8 R3 2.4 kΩ Q7 R5 60 kΩ Q10 Q14 Q13 Q12 Q15 C3 5.3 pF Q11 Q9 Q16 Q22 Q21 Q20 Q17 Q19 Q18 VCC − Q24 2.7 kΩ R6 VCC + Q28 43 9 1 3 Resistors Diodes Capacitors TLE2061 Transistors COMPONENT 3 2 9 42 TLE2062 Q27 3 2 9 42 Q29 R7 600 Ω TLE2064 Q26 Q23 Q25 ACTUAL DEVICE COMPONENT COUNT NOTES: A.
PAGE 5
µ SLOS193B − FEBRUARY 1997 − REVISED MAY 2004 absolute maximum ratings over operating free-air temperature range (unless otherwise noted)† Supply voltage, VCC+ (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 V Supply voltage, VCC − . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
PAGE 6
µ SLOS193B − FEBRUARY 1997 − REVISED MAY 2004 TLE2061C electrical characteristics at specified free-air temperature, VCC ± = ±5 V (unless otherwise noted) PARAMETER TEST CONDITIONS TA† TLE2061C TLE2061AC TLE2061BC MIN 25°C TLE2061C Input offset voltage TLE2061AC VIC = 0, RS = 50 Ω Input offset voltage long-term drift (see Note 4) IIO Input offset current IIB Input bias current 0.6 0.
PAGE 7
µ SLOS193B − FEBRUARY 1997 − REVISED MAY 2004 TLE2061C electrical characteristics at specified free-air temperature, VCC± = ±5 V (unless otherwise noted) (continued) PARAMETER TEST CONDITIONS TLE2061C TLE2061AC TLE2061BC TA† MIN 25°C ICC Supply current VO = 0, No load ∆ICC Supply-current change over operating temperature range † Full range is 0°C to 70°C.
PAGE 8
µ SLOS193B − FEBRUARY 1997 − REVISED MAY 2004 TLE2061C electrical characteristics at specified free-air temperature, VCC ± = ±15 V (unless otherwise noted) PARAMETER TEST CONDITIONS TA† TLE2061C TLE2061AC TLE2061BC MIN 25°C TLE2061C Input offset voltage TLE2061AC 3.9 VIC = 0, RS = 50 kΩ Input offset current IIB Input bias current 0.3 VOM + µV/°C 25°C 0.
PAGE 9
µ SLOS193B − FEBRUARY 1997 − REVISED MAY 2004 TLE2061C electrical characteristics at specified free-air temperature, VCC ± = ±15 V (unless otherwise noted) (continued) PARAMETER TEST CONDITIONS TLE2061C TLE2061AC TLE2061BC TA† MIN 25°C ICC Supply current VO = 0, No load ∆ICC Supply-current change over operating temperature range † Full range is 0°C to 70°C.
PAGE 10
µ SLOS193B − FEBRUARY 1997 − REVISED MAY 2004 TLE2061I electrical characteristics at specified free-air temperature, VCC± = ±5 V (unless otherwise noted) PARAMETER TA† TEST CONDITIONS TLE2061I , TLE2061AI TLE2061BI MIN 25°C TLE2061I Input offset voltage TLE2061AI VIC = 0, RS = 50 Ω 0.6 Input offset current IIB Input bias current 0.5 2.7 µV/°C 25°C 0.04 µV/mo 25°C 1 VOM − −1.6 to 4 Full range −1.
PAGE 11
µ SLOS193B − FEBRUARY 1997 − REVISED MAY 2004 TLE2061I operating characteristics at specified free-air temperature, VCC ± = ±5 V PARAMETER TEST CONDITIONS RL = 10 kΩ, CL = 100 pF f = 10 Hz, RS = 20 Ω TLE2061I TLE2061AI TLE2061BI TA† MIN TYP 25°C 2.2 3.4 Full range 1.
PAGE 12
µ SLOS193B − FEBRUARY 1997 − REVISED MAY 2004 TLE2061I electrical characteristics at specified free-air temperature, VCC ± = ±15 V (unless otherwise noted) PARAMETER TEST CONDITIONS TA† TLE2061I, TLE2061AI TLE2061BI MIN 25°C TLE2061I 0.6 Full range Input offset voltage TLE2061AI 0.
PAGE 13
µ SLOS193B − FEBRUARY 1997 − REVISED MAY 2004 TLE2061I operating characteristics at specified free-air temperature, VCC ± = ±15 V PARAMETER TEST CONDITIONS RL = 10 kΩ, CL = 100 pF f = 10 Hz, RS = 20 Ω TLE2061I TLE2061AI TLE2061BI TA† MIN TYP 25°C 2.6 3.4 Full range 2.
PAGE 14
µ SLOS193B − FEBRUARY 1997 − REVISED MAY 2004 TLE2061M electrical characteristics at specified free-air temperature, VCC ± = ±5 V (unless otherwise noted) PARAMETER TEST CONDITIONS TA† TLE2061M TLE2061AM TLE2061BM MIN 25°C TLE2061M Input offset voltage TLE2061AM VIC = 0, RS = 50 Ω Input offset voltage long-term drift (see Note 4) IIO Input offset current IIB Input bias current 0.
PAGE 15
µ SLOS193B − FEBRUARY 1997 − REVISED MAY 2004 TLE2061M electrical characteristics at specified free-air temperature, VCC± = ±5 V (unless otherwise noted) (continued) PARAMETER TLE2061M TLE2061AM TLE2061BM TA† TEST CONDITIONS MIN ri Input resistance 25°C ci Input capacitance zo Open-loop output impedance Ω 25°C 4 pF 25°C 280 Ω 25°C 65 Full range 60 25°C 75 Full range 65 Common-mode rejectio
PAGE 16
µ SLOS193B − FEBRUARY 1997 − REVISED MAY 2004 TLE2061M electrical characteristics at specified free-air temperature, VCC± = ±15 V (unless otherwise noted) PARAMETER TEST CONDITIONS TA† TLE2061M ,TLE2061AM TLE2061BM MIN 25°C TLE2061M Input offset voltage TLE2061AM 0.5 Input offset current 0.3 Input bias current VICR Common-mode input voltage range 6 µV/°C 25°C 0.
PAGE 17
µ SLOS193B − FEBRUARY 1997 − REVISED MAY 2004 TLE2061M electrical characteristics at specified free-air temperature, VCC± = ±15 V (unless otherwise noted) (continue) PARAMETER TLE2061M ,TLE2061AM TLE2061BM TA† TEST CONDITIONS MIN 25°C ICC ∆ICC Supply current VO = 0, Supply-current change over operating temperature range No load UNIT TYP MAX 290 350 Full range 375 Full range A µA µA 46 † Full range
PAGE 18
µ SLOS193B − FEBRUARY 1997 − REVISED MAY 2004 TLE2061Y electrical characteristics at VCC± = ±15 V, TA = 25°C (unless otherwise noted) TLE2061Y PARAMETER VIO αVIO Input offset voltage IIO IIB Input offset current TEST CONDITIONS Input offset voltage long-term drift (see Note 4) VIC = 0, Common-mode input voltage range VOM + Maximum positive peak output voltage swing VOM − Maximum negative peak output voltag
PAGE 19
µ SLOS193B − FEBRUARY 1997 − REVISED MAY 2004 TLE2062C electrical characteristics at specified free-air temperature, VCC± = ±5 V (unless otherwise noted) PARAMETER TEST CONDITIONS TA† TLE2062C TLE2062AC TLE2062BC MIN 25°C TLE2062C Input offset voltage TLE2062AC RS = 50 Ω VIC = 0, Input offset voltage long-term drift (see Note 4) IIO Input offset current IIB Input bias current 5.9 0.
PAGE 20
µ SLOS193B − FEBRUARY 1997 − REVISED MAY 2004 TLE2062C electrical characteristics at specified free-air temperature, VCC ± = ±5 V (unless otherwise noted) (continued) PARAMETER TEST CONDITIONS TA† TLE2062C TLE2062AC TLE2062BC MIN 25°C ICC ∆ICC Supply current Supply-current change over operating temperature range VO = 0, No load UNIT TYP MAX 560 620 Full range 635 Full range µA A µA 26 † Full range
PAGE 21
µ SLOS193B − FEBRUARY 1997 − REVISED MAY 2004 TLE2062C electrical characteristics at specified free-air temperature, VCC ± = ±15 V (unless otherwise noted) PARAMETER TEST CONDITIONS TA† TLE2062C TLE2062AC TLE2062BC MIN 25°C TLE2062C 0.9 Full range Input offset voltage TLE2062AC 0.
PAGE 22
µ SLOS193B − FEBRUARY 1997 − REVISED MAY 2004 TLE2062C electrical characteristics at specified free-air temperature, VCC ± = ±15 V (unless otherwise noted) (continued) PARAMETER TEST CONDITIONS TA† TLE2062C TLE2062AC TLE2062BC MIN 25°C ICC ∆ICC Supply current VO = 0 V, Supply-current change over operating temperature range No load UNIT TYP MAX 625 690 Full range 715 Full range µA A A µA 36 † Full r
PAGE 23
µ SLOS193B − FEBRUARY 1997 − REVISED MAY 2004 TLE2062I electrical characteristics at specified free-air temperature, VCC± = ±5 V (unless otherwise noted) PARAMETER TEST CONDITIONS TA† TLE2062I TLE2062AI TLE2062BI MIN 25°C TLE2062I Input offset voltage TLE2062AI RS = 50 Ω VIC = 0, Input offset voltage long-term drift (see Note 4) IIO Input offset current IIB Input bias current 6.3 0.
PAGE 24
µ SLOS193B − FEBRUARY 1997 − REVISED MAY 2004 TLE2062I electrical characteristics at specified free-air temperature, VCC ± = ±5 V (unless otherwise noted) (continued) PARAMETER TEST CONDITIONS TA† TLE2062I TLE2062AI TLE2062BI MIN 25°C ICC ∆ICC Supply current Supply-current change over operating temperature range VO = 0, No load UNIT TYP MAX 560 620 Full range 640 Full range µA A µA 54 † Full range
PAGE 25
µ SLOS193B − FEBRUARY 1997 − REVISED MAY 2004 TLE2062I electrical characteristics at specified free-air temperature, VCC± = ±15 V (unless otherwise noted) PARAMETER TEST CONDITIONS TA† TLE2062I TLE2062AI TLE2062BI MIN 25°C TLE2062I Input offset voltage TLE2062AI RS = 50 Ω VIC = 0, Input offset voltage long-term drift (see Note 4) IIO Input offset current IIB Input bias current 5.3 0.
PAGE 26
µ SLOS193B − FEBRUARY 1997 − REVISED MAY 2004 TLE2062I electrical characteristics at specified free-air temperature, VCC± = ±15 V (unless otherwise noted) (continued) PARAMETER TEST CONDITIONS TA† TLE2062I TLE2062AI TLE2062BI MIN 25°C ICC ∆ICC Supply current Supply-current change over operating temperature range VO = 0, No load UNIT TYP MAX 625 690 Full range 720 Full range µA A µA 74 † Full range
PAGE 27
µ SLOS193B − FEBRUARY 1997 − REVISED MAY 2004 TLE2062M electrical characteristics at specified free-air temperature, VCC± = ±5 V PARAMETER TEST CONDITIONS TA† TLE2062M TLE2062AM TLE2062BM MIN 25°C TLE2062M Input offset voltage TLE2062AM RS = 50 Ω VIC = 0, Input offset voltage long-term drift (see Note 4) IIO 7 Input offset current 0.7 Full range VICR VOM + 6 µV/°C 0.
PAGE 28
µ SLOS193B − FEBRUARY 1997 − REVISED MAY 2004 TLE2062M electrical characteristics at specified free-air temperature, VCC± = ±5 V (unless otherwise noted) PARAMETER TA† TEST CONDITIONS TLE2062M TLE2062AM TLE2062BM MIN ri Input resistance 25°C ci Input capacitance zo Open-loop output impedance CMRR Common-mode rejection ratio kSVR Supply-voltage rejection ratio (∆VCC ± /∆VIO) ICC Supply current (two am
PAGE 29
µ SLOS193B − FEBRUARY 1997 − REVISED MAY 2004 TLE2062M electrical characteristics at specified free-air temperature, VCC± = ±15 V (unless otherwise noted) PARAMETER TEST CONDITIONS TA† TLE2062M TLE2062AM TLE2062BM MIN 25°C TLE2062M Input offset voltage TLE2062AM RS = 50 Ω VIC = 0, Input offset voltage long-term drift (see Note 4) IIO Input offset current IIB Input bias current 6 0.
PAGE 30
µ SLOS193B − FEBRUARY 1997 − REVISED MAY 2004 TLE2062M electrical characteristics at specified free-air temperature, VCC± = ±15 V (unless otherwise noted) PARAMETER TEST CONDITIONS TA† TLE2062M TLE2062AM TLE2062BM MIN 25°C ICC ∆ICC Supply current Supply-current change over operating temperature range VO = 0, No load UNIT TYP MAX 625 690 Full range 730 Full range µA A µA 97 † Full range is − 55°C to
PAGE 31
µ SLOS193B − FEBRUARY 1997 − REVISED MAY 2004 TLE2062Y electrical characteristics at VCC± = ±15 V, TA = 25°C (unless otherwise noted) PARAMETER TEST CONDITIONS VIO αVIO Input offset voltage IIO IIB Input offset current VICR Common-mode input voltage range VOM + Maximum positive peak output voltage swing VOM − Maximum negative peak output voltage swing AVD 0.
PAGE 32
µ SLOS193B − FEBRUARY 1997 − REVISED MAY 2004 TLE2064C electrical characteristics at specified free-air temperature, VCC± = ±5 V (unless otherwise noted) PARAMETER TEST CONDITIONS TLE2064C TLE2064AC TLE2064BC TA† MIN 25°C TLE2064C VIO Input offset voltage Temperature coefficient of input offset voltage IIB VICR RS = 50 Ω VIC = 0, 6 µV/°C 0.04 µV/mo Maximum positive peak output voltage swing 0.
PAGE 33
µ SLOS193B − FEBRUARY 1997 − REVISED MAY 2004 TLE2064C electrical characteristics at specified free-air temperature, VCC± = ±5 V (unless otherwise noted) (continued) PARAMETER TEST CONDITIONS TLE2064C TLE2064AC TLE2064BC TA† MIN 25°C ICC ∆ICC Supply current (four amplifiers) Supply-current change over operating temperature range (four amplifiers) VO1/ VO2 Crosstalk attenuation † Full range is 0°C to 70°C.
PAGE 34
µ SLOS193B − FEBRUARY 1997 − REVISED MAY 2004 TLE2064C electrical characteristics at specified free-air temperature, VCC± = ±15 V (unless otherwise noted) PARAMETER TEST CONDITIONS TA† TLE2064C TLE2064AC TLE2064BC MIN 25°C TLE2064C 0.9 Full range Input offset voltage TLE2064AC 0.
PAGE 35
µ SLOS193B − FEBRUARY 1997 − REVISED MAY 2004 TLE2064C electrical characteristics at specified free-air temperature, VCC± = ±15 V (unless otherwise noted) (continued) PARAMETER TEST CONDITIONS TA† TLE2064C TLE2064AC TLE2064BC MIN ICC ∆ICC 25°C Supply current (four amplifiers) Supply-current change over operating temperature range (four amplifiers) VO1/ VO2 Crosstalk attenuation † Full range is 0°C to 70°C.
PAGE 36
µ SLOS193B − FEBRUARY 1997 − REVISED MAY 2004 TLE2064I electrical characteristics at specified free-air temperature, VCC± = ±5 V (unless otherwise noted) PARAMETER TEST CONDITIONS TLE2064I TLE2064AI TLE2064BI TA† MIN 25°C TLE2064I VIO Input offset voltage Temperature coefficient of input offset voltage IIB VICR VIC = 0, RS = 50 Ω 6 µV/°C 0.
PAGE 37
µ SLOS193B − FEBRUARY 1997 − REVISED MAY 2004 TLE2064I electrical characteristics at specified free-air temperature, VCC± = ±5 V (unless otherwise noted) (continued) PARAMETER TEST CONDITIONS TLE2064I TLE2064AI TLE2064BI TA† MIN ICC ∆ICC 25°C Supply current (four amplifiers) Supply-current change over operating temperature range (four amplifiers) VO1/ VO2 Crosstalk attenuation † Full range is − 40°C to 85°C.
PAGE 38
µ SLOS193B − FEBRUARY 1997 − REVISED MAY 2004 TLE2064I electrical characteristics at specified free-air temperature, VCC± = ±15 V (unless otherwise noted) PARAMETER TEST CONDITIONS TLE2064I TLE2064AI TLE2064BI TA† MIN 25°C TLE2064I VIO Input offset voltage Temperature coefficient of input offset voltage IIB VICR RS = 50 Ω VIC = 0, 25°C 6 µV/°C 0.04 µV/mo 3 25°C Full range −11 to 13 25°C 13.
PAGE 39
µ SLOS193B − FEBRUARY 1997 − REVISED MAY 2004 TLE2064I electrical characteristics at specified free-air temperature, VCC± = ±15 V (unless otherwise noted) (continued) PARAMETER TEST CONDITIONS TLE2064I TLE2064AI TLE2064BI TA† MIN ICC ∆ICC 25°C Supply current (four amplifiers) Supply-current change over operating temperature range (four amplifiers) VO1/ VO2 Crosstalk attenuation † Full range is − 40°C to 85°C
PAGE 40
µ SLOS193B − FEBRUARY 1997 − REVISED MAY 2004 TLE2064M electrical characteristics at specified free-air temperature, VCC± = ±5 V (unless otherwise noted) PARAMETER TEST CONDITIONS TLE2064M TLE2064AM TLE2064BM TA† MIN 25°C TLE2064M Input offset voltage TLE2064AM RS = 50 Ω VIC = 0, Input offset voltage long-term drift (see Note 4) 0.
PAGE 41
µ SLOS193B − FEBRUARY 1997 − REVISED MAY 2004 TLE2064M electrical characteristics at specified free-air temperature, VCC± = ± 5 V (unless otherwise noted) continued) PARAMETER TLE2064M TLE2064AM TLE2064BM TA† TEST CONDITIONS MIN A VD Large-signal differential voltage amplification ri Input resistance ci Input capacitance zo Open-loop output impedance D and N packages VO = 0 to 2 V, RL = 100 Ω VO = 0
PAGE 42
µ SLOS193B − FEBRUARY 1997 − REVISED MAY 2004 TLE2064M electrical characteristics at specified free-air temperature, VCC± = ±15 V (unless otherwise noted) PARAMETER TEST CONDITIONS TLE2064M TLE2064AM TLE2064BM TA† MIN 25°C TLE2064M VIO Input offset voltage Temperature coefficient of input offset voltage IIB VICR RS = 50 Ω VIC = 0, 25°C 6 µV/°C 0.
PAGE 43
µ SLOS193B − FEBRUARY 1997 − REVISED MAY 2004 TLE2064M electrical characteristics at specified free-air temperature, VCC± = ±15 V (unless otherwise noted) (continued) PARAMETER TEST CONDITIONS TA† TLE2064M TLE2064AM TLE2064BM MIN ICC ∆ICC 25°C Supply current (four amplifiers) Supply-current change over operating temperature range (four amplifiers) VO1/ VO2 Crosstalk attenuation † Full range is − 55°C to 125°
PAGE 44
µ SLOS193B − FEBRUARY 1997 − REVISED MAY 2004 TLE2064Y electrical characteristics at VCC± = ±15 V, TA = 25°C (unless otherwise noted) TLE2064Y PARAMETER VIO ∝VIO Input offset voltage IIO IIB Input offset current TEST CONDITIONS Input offset voltage long-term drift (see Note 4) TYP MAX 0.
PAGE 45
µ SLOS193B − FEBRUARY 1997 − REVISED MAY 2004 PARAMETER MEASUREMENT INFORMATION 2 kΩ VCC + VCC + − − VO VI VO + + VCC − VCC − CL (see Note A) RL RS RS NOTE A: CL includes fixture capacitance. Figure 2. Noise-Voltage Test Circuit Figure 1. Slew-Rate Test Circuit 10 kΩ VCC + 100 Ω VI − VO + VCC − CL (see Note A) RL NOTE A: CL includes fixture capacitance. Figure 3.
PAGE 46
µ SLOS193B − FEBRUARY 1997 − REVISED MAY 2004 TYPICAL CHARACTERISTICS Table of Graphs FIGURE VIO Input offset voltage Distribution IIB Input bias current IIO VICR Input offset current vs Free-air temperature Common-mode input voltage vs Free-air temperature VOM Maximum peak output voltage vs Output current vs Supply voltage 10, 11 12, 13, 14 VO(PP) Maximum peak-to-peak output voltage vs Frequency vs
PAGE 47
µ SLOS193B − FEBRUARY 1997 − REVISED MAY 2004 TYPICAL CHARACTERISTICS TLE2062 DISTRIBUTION OF INPUT OFFSET VOLTAGE TLE2061 DISTRIBUTION OF INPUT OFFSET VOLTAGE 15 736 Amplifiers Tested From 3 Wafer Lots VCC ± = ± 15 V TA = 25°C P Package Percentage of Amplifiers − % Percentage of Amplifiers − % 15 10 5 0 −4 −3 −2 −1 0 1 2 3 1836 Amplifiers Tested From 1 Wafer Lot VCC ± = ± 15 V TA = 25°C P Package 10
PAGE 48
µ SLOS193B − FEBRUARY 1997 − REVISED MAY 2004 INPUT BIAS CURRENT AND INPUT OFFSET CURRENT vs FREE-AIR TEMPERATURE COMMON-MODE INPUT VOLTAGE vs FREE-AIR TEMPERATURE 105 VCC + + 2 VCC ± = ± 15 V VIC = 0 VIC − Common-Mode Input Voltage − V I IB and I IO − Input Bias and Input Offset Currents − pA TYPICAL CHARACTERISTICS† 104 ÎÎ VCC + + 1 103 ÎÎ ÎÎ ÎÎ ÎÎ IIB 102 VIC + VCC + VCC − + 4 IIO ÎÎÎ ÎÎÎ VCC
PAGE 49
µ SLOS193B − FEBRUARY 1997 − REVISED MAY 2004 TYPICAL CHARACTERISTICS MAXIMUM PEAK OUTPUT VOLTAGE vs SUPPLY VOLTAGE MAXIMUM PEAK OUTPUT VOLTAGE vs SUPPLY VOLTAGE 20 RL = 10 kΩ TA = 25°C 15 VOM − Maximum Peak Output Voltage − V VOM − Maximum Peak Output Voltage − V 20 VOM + 10 5 0 −5 − 10 VOM − − 15 − 20 0 2 4 6 8 10 12 14 16 18 VOM + 10 5 0 −5 − 10 VOM − − 15 − 20 20 RL = 600 Ω TA = 25°C 15 0
PAGE 50
µ SLOS193B − FEBRUARY 1997 − REVISED MAY 2004 TYPICAL CHARACTERISTICS† 30 VO(PP) − Maximum Peak-to-Peak Output Voltage − V VO(PP) − Maximum Peak-to-Peak Output Voltage − V MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE vs FREQUENCY ÎÎÎÎ ÎÎÎÎ VCC ± = ± 15 V RL = 10 kΩ TA = 25°C 25 20 15 10 5 0 10 k 100 k 1M 10 M MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE vs LOAD RESISTANCE 10 ÎÎÎÎÎÎ ÎÎÎÎÎÎ ÎÎÎÎÎÎ VCC ± = ± 5 V TA = 25
PAGE 51
µ SLOS193B − FEBRUARY 1997 − REVISED MAY 2004 TYPICAL CHARACTERISTICS† SHORT-CIRCUIT OUTPUT CURRENT vs FREE-AIR TEMPERATURE SHORT-CIRCUIT OUTPUT CURRENT vs ELAPSED TIME 80 VID = − 100 mV I OS − Short-Circuit Output Current − mA I OS − Short-Circuit Output Current − mA 80 60 40 20 VCC ± = ± 15 V TA = 25°C 0 VO = 0 − 20 − 40 VID = 100 mV − 60 10 20 30 40 50 VID = − 100 mV 40 20 0 − 20 VID = 100 mV − 40 −
PAGE 52
µ SLOS193B − FEBRUARY 1997 − REVISED MAY 2004 TYPICAL CHARACTERISTICS† TLE2061 SUPPLY CURRENT vs SUPPLY VOLTAGE COMMON-MODE REJECTION RATIO vs FREQUENCY 340 TA = 25°C VO = 0 No Load ÎÎÎÎÎ ÎÎÎÎÎ 80 320 I CC − Supply Current − µ A CMRR − Common-Mode Rejection Ratio − dB 100 VCC ± = ± 5 V 60 40 TA = 125°C 300 TA = 25°C 280 260 20 TA = − 55°C 240 0 10 100 1k 10 k 100 k 1M 10 M 0 2 4 f − Frequenc
PAGE 53
µ SLOS193B − FEBRUARY 1997 − REVISED MAY 2004 TYPICAL CHARACTERISTICS† TLE2061 SUPPLY CURRENT vs FREE-AIR TEMPERATURE TLE2062 SUPPLY CURRENT vs FREE-AIR TEMPERATURE 340 700 VO = 0 No Load VCC ± = ± 15 V 300 280 VCC ± = ± 5 V VO = 0 No Load 650 A xA IICC CC − Supply Current − µ ÎÎÎÎÎ ÎÎÎÎÎ 320 I CC − Supply Current − µ A 675 VCC ± = ± 15 V 625 600 575 550 260 VCC ± = ± 5 V 525 240 −75 −50 −25 0
PAGE 54
µ SLOS193B − FEBRUARY 1997 − REVISED MAY 2004 TYPICAL CHARACTERISTICS VOLTAGE-FOLLOWER LARGE-SIGNAL PULSE RESPONSE VOLTAGE-FOLLOWER SMALL-SIGNAL PULSE RESPONSE 4 100 50 VO − Output Voltage − V VO − Output Voltage − mV 3 0 VCC ± = ± 15 V RL = 10 kΩ CL = 100 pF TA = 25°C See Figure 1 − 50 1 0 0.5 1 1.5 t − Time − µs 2 2.
PAGE 55
µ SLOS193B − FEBRUARY 1997 − REVISED MAY 2004 TYPICAL CHARACTERISTICS EQUIVALENT INPUT NOISE VOLTAGE vs FREQUENCY Vn − Equivalent Input Noise Voltage − nV/ Hz VCC ± = ± 5 V RS = 20 Ω TA = 25°C See Figure 2 80 60 40 20 0.3 THD − Total Harmonic Distortion − % ÎÎÎÎÎ ÎÎÎÎÎ ÎÎÎÎÎ 100 TOTAL HARMONIC DISTORTION vs FREQUENCY AVD = 2 VO(PP) = 2 V TA = 25°C 0.2 VCC ± = ± 5 V 0.
PAGE 56
µ SLOS193B − FEBRUARY 1997 − REVISED MAY 2004 TYPICAL CHARACTERISTICS† PHASE MARGIN vs SUPPLY VOLTAGE UNITY-GAIN BANDWIDTH vs FREE-AIR TEMPERATURE 62° 2.5 RL = 10 kΩ CL = 100 pF TA = 25°C See Figure 3 VCC ± = ± 15 V 60° φ m − Phase Margin B1 − Unity-Gain Bandwidth − MHz 61° 2 VCC ± = ± 5 V 59° ÁÁ ÁÁ 1.
PAGE 57
µ SLOS193B − FEBRUARY 1997 − REVISED MAY 2004 APPLICATION INFORMATION input characteristics The TLE206x, TLE206xA, and TLE206xB are specified with a minimum and a maximum input voltage that if exceeded at either input could cause the device to malfunction.
PAGE 58
µ SLOS193B − FEBRUARY 1997 − REVISED MAY 2004 APPLICATION INFORMATION macromodel information Macromodel information provided was derived using Microsim Parts, the model generation software used with Microsim PSpice . The Boyle macromodel (see Note 5) and the subcircuit in Figure 46 were generated using the TLE206x typical electrical and operating characteristics at 25°C.
PAGE 59
PACKAGE OPTION ADDENDUM www.ti.
PAGE 60
PACKAGE OPTION ADDENDUM www.ti.
PAGE 61
PACKAGE OPTION ADDENDUM www.ti.
PAGE 62
PACKAGE OPTION ADDENDUM www.ti.
PAGE 63
PACKAGE OPTION ADDENDUM www.ti.
PAGE 64
PACKAGE OPTION ADDENDUM www.ti.
PAGE 65
PACKAGE OPTION ADDENDUM www.ti.
PAGE 66
PACKAGE OPTION ADDENDUM www.ti.
PAGE 67
PACKAGE OPTION ADDENDUM www.ti.
PAGE 68
PACKAGE OPTION ADDENDUM www.ti.com 18-Oct-2013 Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.
PAGE 69
PACKAGE MATERIALS INFORMATION www.ti.com 19-Oct-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant TLE2061CDR SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1 TLE2061IDR SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1 TLE2062ACDR SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1 TLE2062AIDR SOIC D 8 2500 330.
PAGE 70
PACKAGE MATERIALS INFORMATION www.ti.com 19-Oct-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) TLE2061CDR SOIC D 8 2500 340.5 338.1 20.6 TLE2061IDR SOIC D 8 2500 340.5 338.1 20.6 TLE2062ACDR SOIC D 8 2500 340.5 338.1 20.6 TLE2062AIDR SOIC D 8 2500 340.5 338.1 20.6 TLE2062AMDR SOIC D 8 2500 367.0 367.0 35.0 TLE2062CDR SOIC D 8 2500 340.5 338.1 20.6 TLE2062IDR SOIC D 8 2500 340.
PAGE 71
MECHANICAL DATA MCER001A – JANUARY 1995 – REVISED JANUARY 1997 JG (R-GDIP-T8) CERAMIC DUAL-IN-LINE 0.400 (10,16) 0.355 (9,00) 8 5 0.280 (7,11) 0.245 (6,22) 1 0.063 (1,60) 0.015 (0,38) 4 0.065 (1,65) 0.045 (1,14) 0.310 (7,87) 0.290 (7,37) 0.020 (0,51) MIN 0.200 (5,08) MAX Seating Plane 0.130 (3,30) MIN 0.023 (0,58) 0.015 (0,38) 0°–15° 0.100 (2,54) 0.014 (0,36) 0.008 (0,20) 4040107/C 08/96 NOTES: A. B. C. D. E. All linear dimensions are in inches (millimeters).
PAGE 72
PAGE 73
PAGE 74
PAGE 75
PAGE 76
PAGE 77
PAGE 78
PAGE 79
PAGE 80
PAGE 81
PAGE 82
PAGE 83
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.