Datasheet

2−1
2 Hardware Architecture
Figure 2−1 depicts the hardware architecture of the chip. The architecture consists of five major blocks:
Input Serial Audio Port (SAP)
Output Serial Audio Port (SAP)
DPLL and Clock Management
Controller
Digital Audio Processor (DAP)