Datasheet

www.ti.com SN75LVCP600S EVM Board Layout
2 SN75LVCP600S EVM Board Layout
The SN75LVCP600S EVM was designed to to demonstrate a 6-layer board layout.
Figure 5. SN75LVCP600S EVM Top Layer
13
SLLU144–March 2011 SN75LVCP600S EVMPCB Construction
Submit Documentation Feedback
© 2011, Texas Instruments Incorporated