Datasheet

V
M
t
h
t
su
From Output
Under Test
C
L
(see Note A)
LOAD CIRCUIT
S1
V
LOAD
Open
GND
R
L
R
L
Data Input
Timing Input
V
I
0 V
V
I
0 V
0 V
t
w
Input
VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES
VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS
VOLTAGE WAVEFORMS
PULSE DURATION
t
PLH
t
PHL
t
PHL
t
PLH
V
OH
V
OH
V
OL
V
OL
V
I
0 V
Input
Output
Waveform 1
S1 at V
LOAD
(see Note B)
Output
Waveform 2
S1 at V
LOAD
(see Note B)
V
OL
t
PZL
t
PZH
t
PLZ
t
PHZ
V
LOAD
/2
0 V
V
OL
+ V
V
LOAD/2
− V
0 V
V
I
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING
Output
Output
NOTES: A. C
L
includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR 10 MHz, Z
O
= 50 .
D. The outputs are measured one at a time, with one transition per measurement.
E. Since this device has open-drain outputs, t
PLZ
and t
PZL
are the same as t
pd
.
F. t
PZL
is measured at V
M
.
G. t
PLZ
is measured at V
OL
+ V
.
H. All parameters and waveforms are not applicable to all devices.
Output
Control
V
M
V
M
V
M
V
M
V
M
V
M
V
M
V
M
V
M
V
M
V
M
V
M
V
I
V
M
V
M
1.8 V ± 0.15 V
2.5 V ± 0.2 V
3.3 V ± 0.3 V
5 V ± 0.5 V
1 k
500
500
500
V
CC
R
L
2 × V
CC
2 × V
CC
6 V
2 × V
CC
V
LOAD
C
L
30 pF
30 pF
50 pF
50 pF
0.15 V
0.15 V
0.3 V
0.3 V
V
V
CC
V
CC
3 V
V
CC
V
I
V
CC
/2
V
CC
/2
1.5 V
V
CC
/2
V
M
t
r
/t
f
2 ns
2 ns
2.5 ns
2.5 ns
INPUT
t
PZL
(see Notes E and F)
t
PLZ
(see Notes E and G)
t
PHZ
/t
PZH
V
LOAD
V
LOAD
V
LOAD
TEST S1
V
LOAD
/2
SN74LVC1G07
www.ti.com
SCES296AA FEBRUARY 2000REVISED JULY 2013
PARAMETER MEASUREMENT INFORMATION
(OPEN DRAIN)
Figure 1. Load Circuit and Voltage Waveforms
Copyright © 2000–2013, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Links: SN74LVC1G07