Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsLogic ICsLogic IC - Buffer, driver TSSOP 16

 

    

  

SCLS398G − APRIL 1998 − REVISED APRIL 2005

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

D 2-V to 5.5-V V

Operation

D Max t

of 7 ns at 5 V

D Typical V

OLP

(Output Ground Bounce)

<0.8 V at V

= 3.3 V, T

= 25°C

D Typical V

OHV

(Output V

Undershoot)

>2.3 V at V

= 3.3 V, T

= 25°C

D Support Mixed-Mode Voltage Operation on

All Ports

D Latch-Up Performance Exceeds 100 mA Per

JESD 78, Class II

D ESD Protection Exceeds JESD 22

− 2000-V Human-Body Model (A114-A)

− 200-V Machine Model (A115-A)

− 1000-V Charged-Device Model (C101)

description/ordering information

The ’LV367A devices are hex buffers and line

drivers designed for 2-V to 5.5-V V

operation.

These devices are designed specifically to

improve both the performance and density of

3-state memory address drivers, clock drivers,

and bus-oriented receivers and transmitters.

The ’LV367A devices are organized as dual 4-line

and 2-line buffers/drivers with active-low

output-enable (1OE

and 2OE) inputs. When OE is

low, the device passes noninverted data from the

A inputs to the Y outputs. When OE

is high, the

outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, OE

should be tied to V

through a pullup

resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

ORDERING INFORMATION

PACKAGE

†

ORDERABLE

PART NUMBER

TOP-SIDE

MARKING

SOIC − D

Tube of 40 SN74LV367AD

LV367A

SOIC − D

Reel of 2500 SN74LV367ADR

LV367A

SOP − NS Reel of 2000 SN74LV367ANSR 74LV367A

−40°C to 85°C

SSOP − DB Reel of 2000 SN74LV367ADBR LV36A

−40 C to 85 C

TSSOP − PW

Reel of 2000 SN74LV367APWR

LV367A

TSSOP − PW

Reel of 250 SN74LV367APWT

LV367A

TVSOP − DGV Reel of 2000 SN74LV367ADGVR LV367A

CDIP − J Tube of 25 SNJ54LV367AJ SNJ54LV367AJ

−55°C to 125°C

CFP − W Tube of 150 SNJ54LV367AW SNJ54LV367AW

−55 C to 125 C

LCCC − FK Tube of 55 SNJ54LV367AFK SNJ54LV367AFK

†

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design

guidelines are available at www.ti.com/sc/package.

3212019

910111213

2A2

2Y2

2A1

2Y1

1Y1

1A2

1Y2

1A3

1A1

1OE

1Y4

1A4

2OE

1Y3

GND

SN54LV367A . . . FK PACKAGE

(TOP VIEW)

NC − No internal connection

1OE

1A1

1Y1

1A2

1Y2

1A3

1Y3

GND

2OE

2A2

2Y2

2A1

2Y1

1A4

1Y4

SN54LV367A ...J OR W PACKAGE

SN74LV367A ...D, DB, DGV, NS, OR PW PACKAGE

(TOP VIEW)

    !"#$% !%&% '

 %()#&% !"))$% & ( *"+,!&% &$- )"! !%()# 

*$!(!&% *$) $ $)# ( $.& %)"#$% &%&) /&))&%0-

)"!% *)!$%1 $ % %$!$&),0 %!,"$ $%1 ( &,,

*&)&#$$)-

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications o

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Summary of content (19 pages)

PAGE 1
SCLS398G − APRIL 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 7 ns at 5 V D Typical VOLP (Output Ground Bounce) D D D 1OE 1A1 1Y1 1A2 1Y2 1A3 1Y3 GND <0.8 V at VCC = 3.3 V, TA = 25°C Typical VOHV (Output VOH Undershoot) >2.3 V at VCC = 3.
PAGE 2
SCLS398G − APRIL 1998 − REVISED APRIL 2005 FUNCTION TABLE (each buffer/driver) INPUTS OE A OUTPUT Y L H H L L L H X Z logic diagram (positive logic) 1OE 1A1 1 2 2OE 3 1Y1 2A1 15 12 To Three Other Channels 11 2Y1 To One Other Channel Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.
PAGE 3
SCLS398G − APRIL 1998 − REVISED APRIL 2005 recommended operating conditions (see Note 4) SN54LV367A VCC VIH Supply voltage High-level input voltage VIL Low-level input voltage VI Input voltage VO Output voltage IOH IOL ∆t/∆v High-level output current Low-level output current Input transition rise or fall rate VCC = 2 V VCC = 2.3 V to 2.7 V VCC = 3 V to 3.6 V VCC = 4.5 V to 5.5 V SN74LV367A MIN MAX 2 5.5 1.5 MIN MAX 2 5.
PAGE 4
SCLS398G − APRIL 1998 − REVISED APRIL 2005 electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) SN54LV367A PARAMETER VOH VOL TEST CONDITIONS IOH = −50 µA IOH = −2 mA VCC MIN 2 V to 5.5 V IOL = 50 µA IOL = 2 mA IOL = 8 mA IOL = 16 mA MAX MIN VCC−0.1 2 VCC−0.1 2 3V 2.48 2.48 4.5 V 3.8 2.3 V IOH = −8 mA IOH = −16 mA SN74LV367A TYP TYP MAX UNIT V 3.8 2 V to 5.5 V 0.
PAGE 5
SCLS398G − APRIL 1998 − REVISED APRIL 2005 switching characteristics over recommended operating VCC = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1) PARAMETER FROM (INPUT) TO (OUTPUT) tpd ten A Y OE Y tdis OE tpd A ten OE Y tdis OE LOAD CAPACITANCE MIN free-air TA = 25°C TYP MAX temperature SN54LV367A MIN range, SN74LV367A MAX MIN MAX 3.6* 5.9* 1* 7* 1 7 3.8* 7.2* 1* 8.5* 1 8.5 Y 2.6* 7.2* 1* 8.
PAGE 6
SCLS398G − APRIL 1998 − REVISED APRIL 2005 PARAMETER MEASUREMENT INFORMATION From Output Under Test RL = 1 kΩ From Output Under Test Test Point S1 VCC Open TEST GND CL (see Note A) CL (see Note A) S1 tPLH/tPHL tPLZ/tPZL tPHZ/tPZH Open Drain Open VCC GND VCC LOAD CIRCUIT FOR 3-STATE AND OPEN-DRAIN OUTPUTS LOAD CIRCUIT FOR TOTEM-POLE OUTPUTS VCC 50% VCC Timing Input tw tsu VCC 50% VCC Input 50% VCC 0V th VCC 50% VCC Data I
PAGE 7
PACKAGE OPTION ADDENDUM www.ti.
PAGE 8
PACKAGE OPTION ADDENDUM www.ti.
PAGE 9
PACKAGE OPTION ADDENDUM www.ti.
PAGE 10
PACKAGE MATERIALS INFORMATION www.ti.com 26-Jan-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant 6.6 2.5 12.0 16.0 Q1 SN74LV367ADBR SSOP DB 16 2000 330.0 16.4 8.2 SN74LV367ADGVR TVSOP DGV 16 2000 330.0 12.4 6.8 4.0 1.6 8.0 12.0 Q1 SN74LV367ADR SOIC D 16 2500 330.0 16.4 6.5 10.3 2.1 8.0 16.
PAGE 11
PACKAGE MATERIALS INFORMATION www.ti.com 26-Jan-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) SN74LV367ADBR SSOP DB 16 2000 367.0 367.0 38.0 SN74LV367ADGVR TVSOP DGV 16 2000 367.0 367.0 35.0 SN74LV367ADR SOIC D 16 2500 333.2 345.9 28.6 SN74LV367ANSR SO NS 16 2000 367.0 367.0 38.0 SN74LV367APWR TSSOP PW 16 2000 367.0 367.0 35.0 SN74LV367APWT TSSOP PW 16 250 367.0 367.0 35.
PAGE 12
MECHANICAL DATA MPDS006C – FEBRUARY 1996 – REVISED AUGUST 2000 DGV (R-PDSO-G**) PLASTIC SMALL-OUTLINE 24 PINS SHOWN 0,40 0,23 0,13 24 13 0,07 M 0,16 NOM 4,50 4,30 6,60 6,20 Gage Plane 0,25 0°– 8° 1 0,75 0,50 12 A Seating Plane 0,15 0,05 1,20 MAX PINS ** 0,08 14 16 20 24 38 48 56 A MAX 3,70 3,70 5,10 5,10 7,90 9,80 11,40 A MIN 3,50 3,50 4,90 4,90 7,70 9,60 11,20 DIM 4073251/E 08/00 NOTES: A. B. C. D. All linear dimensions are in millimeters.
PAGE 13
PAGE 14
PAGE 15
PAGE 16
PAGE 17
PAGE 18
MECHANICAL DATA MSSO002E – JANUARY 1995 – REVISED DECEMBER 2001 DB (R-PDSO-G**) PLASTIC SMALL-OUTLINE 28 PINS SHOWN 0,38 0,22 0,65 28 0,15 M 15 0,25 0,09 8,20 7,40 5,60 5,00 Gage Plane 1 14 0,25 A 0°–ā8° 0,95 0,55 Seating Plane 2,00 MAX 0,10 0,05 MIN PINS ** 14 16 20 24 28 30 38 A MAX 6,50 6,50 7,50 8,50 10,50 10,50 12,90 A MIN 5,90 5,90 6,90 7,90 9,90 9,90 12,30 DIM 4040065 /E 12/01 NOTES: A. B. C. D. All linear dimensions are in millimeters.
PAGE 19
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.