Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsLogic ICsLogic IC - Buffer, driver TSSOP 14

 

   

  

SCLS103E − MARCH 1984 − REVISED JULY 2003

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

D Wide Operating Voltage Range of 2 V to 6 V

D High-Current 3-State Outputs Interface

Directly With System Bus or Can Drive Up

To 15 LSTTL Loads

D Low Power Consumption, 80-µA Max I

D Typical t

= 11 ns

D ±6-mA Output Drive at 5 V

D Low Input Current of 1 µA Max

1OE

2OE

GND

4OE

3OE

3212019

910111213

3OE

2OE

1OE

4OE

GND

SN54HC126 ...FK PACKAGE

(TOP VIEW)

NC − No internal connection

SN54HC126 ...J OR W PACKAGE

SN74HC126 . . . D, DB, N, NS, OR PW PACKAGE

(TOP VIEW)

description/ordering information

These quadruple bus buffer gates feature independent line drivers with 3-state outputs. Each output is disabled

when the associated output-enable (OE) input is low.

To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pullup

resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

ORDERING INFORMATION

PACKAGE

†

ORDERABLE

PART NUMBER

TOP-SIDE

MARKING

PDIP − N Tube of 25 SN74HC126N SN74HC126N

Tube of 50 SN74HC126D

SOIC − D

Reel of 2500 SN74HC126DR

HC126

SOIC − D

Reel of 250 SN74HC126DT

HC126

−40°C to 85°C

SOP − NS Reel of 2000 SN74HC126NSR HC126

−40 C to 85 C

SSOP − DB Reel of 2000 SN74HC126DBR HC126

Tube of 90 SN74HC126PW

TSSOP − PW

Reel of 2000 SN74HC126PWR

HC126

TSSOP − PW

Reel of 250 SN74HC126PWT

HC126

CDIP − J Tube of 25 SNJ54HC126J SNJ54HC126J

−55°C to 125°C

CFP − W Tube of 150 SNJ54HC126W SNJ54HC126W

−55 C to 125 C

LCCC − FK Tube of 55 SNJ54HC126FK SNJ54HC126FK

†

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are

available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications o

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

  !"#$%! & '("")% $& ! *(+,'$%! -$%).

"!-('%& '!!"# %! &*)''$%!& *)" %/) %)"#& ! )0$& &%"(#)%&

&%$-$"- 1$""$%2. "!-('%! *"!')&&3 -!)& !% )')&&$",2 ',(-)

%)&%3 ! $,, *$"$#)%)"&.

 *"!-('%& '!#*,$% %! 45 $,, *$"$#)%)"& $") %)&%)-

(,)&& !%/)"1&) !%)-.  $,, !%/)" *"!-('%& *"!-('%!

*"!')&&3 -!)& !% )')&&$",2 ',(-) %)&%3 ! $,, *$"$#)%)"&.

Summary of content (20 pages)

PAGE 1
SCLS103E − MARCH 1984 − REVISED JULY 2003 D Wide Operating Voltage Range of 2 V to 6 V D High-Current 3-State Outputs Interface D Directly With System Bus or Can Drive Up To 15 LSTTL Loads Low Power Consumption, 80-µA Max ICC D Typical tpd = 11 ns D ±6-mA Output Drive at 5 V D Low Input Current of 1 µA Max SN54HC126 . . .
PAGE 2
SCLS103E − MARCH 1984 − REVISED JULY 2003 FUNCTION TABLE (each buffer) INPUTS OE A OUTPUT Y H H H H L L L X Z logic diagram (positive logic) 1OE 1A 2OE 2A 1 2 3OE 3 1Y 3A 4 5 4OE 6 2Y 4A 10 9 8 3Y 13 12 11 4Y Pin numbers shown are for the D, DB, J, N, NS, PW, and W packages. absolute maximum ratings over operating free-air temperature range (unless otherwise noted)† Supply voltage range, VCC . . . . . . . . . . .
PAGE 3
SCLS103E − MARCH 1984 − REVISED JULY 2003 recommended operating conditions (see Note 3) SN54HC126 VCC VIH Supply voltage VCC = 2 V VCC = 4.5 V High-level input voltage VCC = 6 V VCC = 2 V VIL VI VO ∆t/∆v MIN NOM MAX 2 5 6 Input voltage MAX 2 5 6 3.15 3.15 4.2 4.2 0 VCC = 6 V UNIT V V 0.5 0.5 1.35 1.35 1.8 1.8 VCC VCC VCC = 2 V VCC = 4.5 V Input transition rise/fall time NOM 1.5 0 Output voltage MIN 1.
PAGE 4
SCLS103E − MARCH 1984 − REVISED JULY 2003 switching characteristics over recommended operating free-air temperature range, CL = 50 pF (unless otherwise noted) (see Figure 1) TA = 25°C TYP MAX SN54HC126 SN74HC126 PARAMETER FROM (INPUT) TO (OUTPUT) VCC 2V 47 120 180 150 tpd A Y 4.5 V 14 24 36 30 6V 11 20 31 26 ten OE tdis Y OE Y tt Any MIN MIN MAX MIN MAX 2V 57 120 180 150 4.
PAGE 5
SCLS103E − MARCH 1984 − REVISED JULY 2003 PARAMETER MEASUREMENT INFORMATION VCC Test Point From Output Under Test PARAMETER S1 tPZH ten RL CL (see Note A) 1 kΩ tPZL tPHZ tdis S2 RL 1 kΩ CL S1 S2 50 pF or 150 pF Open Closed Closed Open Open Closed Closed Open Open Open 50 pF tPLZ tpd or tt −− LOAD CIRCUIT 50 pF or 150 pF VCC Input 50% 50% 0V tPLH In-Phase Output 50% 10% tPHL 90% VOH 50% 10% V OL tf 90%
PAGE 6
PACKAGE OPTION ADDENDUM www.ti.
PAGE 7
PACKAGE OPTION ADDENDUM www.ti.
PAGE 8
PACKAGE OPTION ADDENDUM www.ti.com 25-Sep-2013 NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.
PAGE 9
PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant SN74HC126DBR SSOP DB 14 2000 330.0 16.4 8.2 6.6 2.5 12.0 16.0 Q1 SN74HC126DR SOIC D 14 2500 330.0 16.4 6.5 9.0 2.1 8.0 16.0 Q1 SN74HC126DT SOIC D 14 250 330.0 16.4 6.5 9.0 2.1 8.0 16.
PAGE 10
PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) SN74HC126DBR SSOP DB 14 2000 367.0 367.0 38.0 SN74HC126DR SOIC D 14 2500 367.0 367.0 38.0 SN74HC126DT SOIC D 14 250 367.0 367.0 38.0 SN74HC126NSR SO NS 14 2000 367.0 367.0 38.0 SN74HC126PWR TSSOP PW 14 2000 367.0 367.0 35.0 SN74HC126PWT TSSOP PW 14 250 367.0 367.0 35.
PAGE 11
PAGE 12
PAGE 13
PAGE 14
PAGE 15
PAGE 16
PAGE 17
PAGE 18
PAGE 19
MECHANICAL DATA MSSO002E – JANUARY 1995 – REVISED DECEMBER 2001 DB (R-PDSO-G**) PLASTIC SMALL-OUTLINE 28 PINS SHOWN 0,38 0,22 0,65 28 0,15 M 15 0,25 0,09 8,20 7,40 5,60 5,00 Gage Plane 1 14 0,25 A 0°–ā8° 0,95 0,55 Seating Plane 2,00 MAX 0,10 0,05 MIN PINS ** 14 16 20 24 28 30 38 A MAX 6,50 6,50 7,50 8,50 10,50 10,50 12,90 A MIN 5,90 5,90 6,90 7,90 9,90 9,90 12,30 DIM 4040065 /E 12/01 NOTES: A. B. C. D. All linear dimensions are in millimeters.
PAGE 20
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.