Datasheet

SN74CBTLV3384
LOW-VOLTAGE 10-BIT FET BUS SWITCH
SCDS059G − MARCH 1998 − REVISED JUNE 2004
4
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
PARAMETER MEASUREMENT INFORMATION
V
CC
/2
t
h
t
su
From Output
Under Test
C
L
(see Note A)
LOAD CIRCUIT
S1
2 × V
CC
Open
GND
R
L
R
L
Data Input
Timing Input
V
CC
0 V
V
CC
0 V
0 V
t
w
Input
VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES
VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS
VOLTAGE WAVEFORMS
PULSE DURATION
t
PLH
t
PHL
t
PHL
t
PLH
V
OH
V
OH
V
OL
V
OL
V
CC
0 V
Input
Output
Waveform 1
S1 at 2 × V
CC
(see Note B)
Output
Waveform 2
S1 at GND
(see Note B)
V
OL
V
OH
t
PZL
t
PZH
t
PLZ
t
PHZ
V
CC
0 V
V
OL
+ V
Δ
V
OH
− V
Δ
≈0 V
V
CC
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING
Output
Output
t
PLH
/t
PHL
t
PLZ
/t
PZL
t
PHZ
/t
PZH
Open
2 × V
CC
GND
TEST S1
NOTES: A. C
L
includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z
O
= 50 Ω, t
r
≤ 2 ns, t
f
≤ 2 ns.
D. The outputs are measured one at a time, with one transition per measurement.
E. t
PLZ
and t
PHZ
are the same as t
dis
.
F. t
PZL
and t
PZH
are the same as t
en
.
G. t
PLH
and t
PHL
are the same as t
pd
.
H. All parameters and waveforms are not applicable to all devices.
Output
Control
V
CC
/2 V
CC
/2
V
CC
/2 V
CC
/2
V
CC
/2
V
CC
/2
V
CC
/2
V
CC
/2 V
CC
/2
V
CC
/2
V
CC
/2
V
CC
/2
V
CC
V
CC
/2
V
CC
/2
2.5 V ±0.2 V
3.3 V ±0.3 V
500 Ω
500 Ω
V
CC
R
L
0.15 V
0.3 V
V
Δ
C
L
30 pF
50 pF
Figure 1. Load Circuit and Voltage Waveforms