Datasheet

V
OC
27 ± 1%
Input
Y
Z
V
Y
V
Z
V
OC(PP)
∆V
OC(SS)
V
OC
27 ± 1%
C
L
=50pF ±20%
D
Y
Z
DE
V
CC
Input:PRR=500kHz,50%DutyCycle,t
r
<6ns,t
f
<6ns,Z
O
=50
C
L
IncludesFixtureand
InstrumentationCapacitance
V
I
V
O
t
PZH(1&2)
50 W
D
DS1
3V Y
0VZ
Y
Z
V
I
R
L
=110 W
±1%
C
L
=50 pF
±20%
V
O
Generator:PRR=50kHz,50%DutyCycle,t
r
<6ns,t
f
<6ns,Z
0
=50 W
C
L
IncludesFixtureandInstrumentationCapacitance
3V
1.5V
1.5V
t
PHZ
2.3V
DE
Input
Generator
~0V
V
OH
0.5V
0V
S1
SN65HVD30 – SN65HVD35
SLLS665I SEPTEMBER 2005REVISED APRIL 2010
www.ti.com
PARAMETER MEASUREMENT INFORMATION (continued)
Figure 4. Test Circuit and Definitions for the Driver Common-Mode Output Voltage
Figure 5. Driver Switching Test Circuit and Voltage Waveforms
Figure 6. Driver High-Level Output Enable and Disable Time Test Circuit and Voltage Waveforms
10 Submit Documentation Feedback Copyright © 2005–2010, Texas Instruments Incorporated
Product Folder Link(s) :SN65HVD30 – SN65HVD35