Datasheet

PCM9211
SBAS495 –JUNE 2010 www.ti.com
Register 70h, MPIO_A Flags or GPIO Assign Setting
(Address: 70h, Write and Read)
DATA B7 B6 B5 B4 B3 B2 B1 B0
Reg Name RSV RSV MCHRSRC1 MCHRSRC0 MPA3SEL MPA2SEL MPA1SEL MPA0SEL
Default Value 0 0 0 0 0 0 0 0
Memo
MCHRSRC: AUX Output Port, SCK Source Control
00: See Table 29, Multi-Channel PCM Routing (default)
01: See Table 29, Multi-Channel PCM Routing
10: See Table 29, Multi-Channel PCM Routing
11: See Table 29, Multi-Channel PCM Routing
MPA3SEL: MPIO_A3 Pin Function, DIR Flags or GPIO Select
0: DIR Flags, set by MPA3FLG[3:0] (default)
1: GPIO, set by GIOA3DIR/GPOA3/GPIA3
MPA2SEL: MPIO_A2 Pin Function, DIR Flags or GPIO Select
0: DIR Flags, set by MPA2FLG[3:0] (default)
1: GPIO, set by GIOA2DIR/GPOA2/GPIA2
MPA1SEL: MPIO_A1 Pin Function, DIR Flags or GPIO Select
0: DIR Flags, set by MPA1FLG[3:0] (default)
1: GPIO, set by GIOA1DIR/GPOA1/GPIA1
MPA0SEL: MPIO_A0 Pin Function, DIR Flags or GPIO Select
0: DIR Flags, set by MPA0FLG[3:0] (default)
1: GPIO, set by GIOA0DIR/GPOA0/GPIA0
102 Submit Documentation Feedback Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s): PCM9211