Datasheet

www.ti.com
PCM1870
SLAS544A – MAY 2007 – REVISED SEPTEMBER 2007
Table 3. Recommended Power-On Sequence
REGISTER
STEP NOTE
SETTINGS
1 — Turn ON all power supplies
(1)
2 5102
H
ADC audio interface format (left-justified)
(2)
3 5A00
H
PG1, PG2 gain control (0 dB)
4 4980
H
Analog bias power up
5 5601
H
Zero-cross detection enable
6 4A01
H
V
COM
power up
7 523F
H
Analog front end (ADL, ADR, D2S, MCB, PG1, 2, 5, 6) power up
8 5711
H
Analog input (MUX3, MUX4) select. Analog input (MUX1, MUX2) select
9 4F0C
H
Analog input L-ch (PG3) volume (0 dB)
(3)
10 500C
H
Analog input R-ch (PG4) volume (0 dB)
(3)
(1) V
DD
should be turned on first or at the same time with other power supplies. It is recommended to set the register data after turning on
all power supplies and while the system clock is running.
(2) The audio interface format should be set to match the DSP or decoder being used.
(3) Any level is acceptable for volume or attenuation. The level should return to that recorded in the register data when system was last
powered off.
Table 4. Recommended Power-Off Sequence
REGISTER
STEP NOTE
SETTINGS
1 5132
H
ADC L-ch/R-ch digital soft mute enable, ADC audio interface format (left-justified)
(1)
2 5200
H
Analog front end (ADL, ADR, D2S, MCB, PG1, 2, 5, 6) power down
3 4A00
H
V
COM
power down
4 4900
H
Analog bias power down
5 — Turn OFF all power supplies.
(2)
(1) The audio interface format should be set to match the DSP or decoder being used.
(2) Power-supply sequencing is not required. It is recommended to make the required register settings while the system clock is running,
then turn off all power supplies.
14 Submit Documentation Feedback Copyright © 2007, Texas Instruments Incorporated
Product Folder Link(s): PCM1870