Datasheet


SLES117A – AUGUST 2004 – REVISED NOVEMBER 2006
www.ti.com
14
Reset Reset Removal
1024 System Clocks
V
DD
2.4 V (Max)
2 V (Typ)
1.6 V (Min)
Internal Reset
System Clock
Figure 19. Power-On Reset Timing
Reset Reset Removal
1024 System Clocks
Internal Reset
System Clock
RST (Pin 14)
t
(RST)
50 % of V
DD
PARAMETERS MIN MAX UNITS
t
(RST)
Reset pulse duration, LOW 20 ns
Figure 20. External Reset Timing