Datasheet


SLES105B − FEBRUARY 2004 − REVISED NOVEMBER 2006
www.ti.com
38
I
OUT
–
Figure 37
Circuit
I
OUT
+
I
OUT
L– (Pin 26)
I
OUT
L+ (Pin 25)
OUT+
1
2
3
Balanced Out
I
OUT
–
Figure 37
Circuit
I
OUT
+
I
OUT
R– (Pin 18)
I
OUT
R+ (Pin 17)
OUT–
Figure 39. Measurement Circuit for Monaural Mode
APPLICATION FOR EXTERNAL DIGITAL FILTER INTERFACE
DATA
BCK
SCK
WDCK (Word Clock)
External Filter Device
DATA
5
6
7
BCK
SCK
ZEROL
1
2
3
4
ZEROR
MSEL
LRCK
PCM1792A
DFMS = 0
BCK
SCK
WDCK (Word Clock)
External Filter Device
DATA
5
6
7
BCK
SCK
ZEROL
1
2
3
4
ZEROR
MSEL
LRCK
PCM1792A
DFMS = 1
DATA_L
DATA_R
Figure 40. Connection Diagram for External DIgital Filter (Internal DF Bypass Mode) Application