Datasheet

www.ti.com
SYSTEM CLOCK AND RESET FUNCTIONS
System Clock Input
t
w(SCKH)
System Clock
t
w(SCKL)
2 V
0.8 V
H
L
System Clock
Pulse Cycle
Time
(1)
T0005A08
PCM1780 , PCM1781 , PCM1782
SLES132B – MARCH 2005 – REVISED AUGUST 2006
The PCM1780/81/82 requires a system clock for operating the digital interpolation filters and multilevel
delta-sigma modulators. The system clock is applied at the SCK input (pin 5). Table 1 shows examples of
system clock frequencies for common audio sampling rates.
Figure 20 shows the timing requirements for the system clock input. For optimal performance, it is important to
use a clock source with low phase jitter and noise. TI’s PLL170x family of multiclock generators is an excellent
choice for providing the PCM1780/81/82 system clock.
Table 1. System Clock Frequencies for Common Audio Sampling Frequencies
SAMPLING SYSTEM CLOCK FREQUENCY (f
SCK
), MHz
FREQUENCY
128 f
S
192 f
S
256 f
S
384 f
S
512 f
S
768 f
S
1152 f
S
8 kHz 1.024 1.536 2.048 3.072 4.096 6.144 9.216
16 kHz 2.048 3.072 4.096 6.144 8.192 12.288 18.432
32 kHz 4.096 6.144 8.192 12.288 16.384 24.576 36.864
44.1 kHz 5.6448 8.4672 11.2896 16.9344 22.5792 33.8688 –
(1)
48 kHz 6.144 9.216 12.288 18.432 24.576 36.864 –
(1)
88.2 kHz 11.2896 16.9344 22.5792 33.8688 –
(1)
–
(1)
–
(1)
96 kHz 12.288 18.432 24.576 36.864 –
(1)
–
(1)
–
(1)
192 kHz 24.576 36.864 –
(1)
–
(1)
–
(1)
–
(1)
–
(1)
(1) This system clock frequency is not supported for the given sampling frequency.
(1) 1/128 f
S
, 1/192 f
S
, 1/256 f
S
, 1/384 f
S
, 1/512 f
S
, 1/768 f
S
, or 1/1152 f
S
PARAMETER MIN TYP MAX UNIT
t
w(SCKH)
System clock pulse duration, HIGH 7 ns
t
w(SCKL)
System clock pulse duration, LOW 7 ns
Figure 20. System Clock Input Timing
12
Submit Documentation Feedback