Datasheet

MSP430G2x52
MSP430G2x12
SLAS722G –DECEMBER 2010–REVISED MAY 2013 www.ti.com
Table 17. Port P1 (P1.5 to P1.7) Pin Functions
CONTROL BITS / SIGNALS
(1)
PIN NAME
x FUNCTION
ADC10AE.x
(P1.x)
P1DIR.x P1SEL.x P1SEL2.x USIP.x JTAG Mode CAPD.y
(INCH.x=1)
(2)
P1.5/ P1.x (I/O) I: 0; O: 1 0 0 0 0 0 0
TA0.0/ TA0.0 1 1 0 0 0 0 0
SCLK/ SPI mode from USI 1 0 1 0 0 0
A5
(2)
/ 5 A5 X X X X 0 0 1 (y = 5)
CA5/ CA5 X X X X 0 1 0
TMS/ TMS X X X X 1 X X
Pin Osc Capacitive sensing X 0 1 X 0 0 0
P1.6/ P1.x (I/O) I: 0; O: 1 0 0 0 0 0 0
TA0.1/ TA0.1 1 1 0 0 0 0 0
SDO/ SPI mode from USI 1 0 1 0 0 0
SCL/ I2C mode from USI 1 0 1 0 0 0
6
A6
(2)
/ A6 X X X X 0 0 1 (y = 6)
CA6/ CA6 X X X X 0 1 0
TDI/TCLK/ TDI/TCLK X X X X 1 X X
Pin Osc Capacitive sensing X 0 1 X 0 0 0
P1.7/ P1.x (I/O) I: 0; O: 1 0 0 0 0 0 0
CAOUT/ CAOUT 1 1 0 0 0 0 0
SDI/ SPI mode from USI 1 0 1 0 0 0
SDA/ I2C mode from USI 1 0 1 0 0 0
7
A7
(2)
/ A7 X X X X 0 0 1 (y = 7)
CA7/ CA7 X X X X 0 1 0
TDO/TDI/ TDO/TDI X X X X 1 X X
Pin Osc Capacitive sensing X 0 1 X 0 0 0
(1) X = don't care
(2) MSP430G2x52 devices only
44 Submit Documentation Feedback Copyright © 2010–2013, Texas Instruments Incorporated