Datasheet

P1.4/SMCLK/TA0.2/A4*/
VREF+*/VEREF+*/TCK
Direction
0: Input
1: Output
To Module
SMCLK
PxOUT.y
DV
SS
DV
CC
1
TAx.y
TAxCLK
Bus
Keeper
EN
1
0
PxIN.y
EN
D
PxSEL.y
PxREN.y
1
0
PxDIR.y
1
0
PxSEL2.y
PxSEL.y
1
0
INCHx = y *
To ADC10 *
From/To ADC10 Ref+ *
PxSEL.y
1
3
2
1
0
PxSEL2.y
From JTAG
To JTAG
PxIRQ.y
PxIE.y
EN
Set
Q
Interrupt
Edge
Select
PxSEL.y
PxIES.y
PxIFG.y
ADC10AE0.y *
* Note: MSP430G2x32 devices only. MSP430G2x02 devices have no ADC10.
from Timer
MSP430G2x32
MSP430G2x02
www.ti.com SLAS723H –DECEMBER 2010–REVISED MAY 2013
Port P1 Pin Schematic: P1.4, Input/Output With Schmitt Trigger
Copyright © 2010–2013, Texas Instruments Incorporated Submit Documentation Feedback 39