Datasheet

P6IN.7
Module X IN
Pad Logic
EN
D
P6OUT.7
P6DIR.7
P6SEL.7
DVss
0
1
0
1
Bus Keeper
To Scan I/F comparator (+) terminal
To SVS
0: Input
1: Output
P6.7/SIFCI3/SVSIN
SVS VLDx=15
1
SVS VLDx=15
P6SEL.x must be set if the corresponding pins are used by the Scan IF.
MSP430FW429, MSP430FW428
MSP430FW427, MSP430FW425, MSP430FW423
www.ti.com SLAS383E –OCTOBER 2003–REVISED DECEMBER 2013
Port P6, P6.7 Input/Output With Schmitt Trigger
NOTE
Analog signals applied to digital gates can cause current flow from the positive to the
negative terminal. The throughput current flows if the analog signal is in the range of
transitions 0→1 or 1→0. The value of the throughput current depends on the driving
capability of the gate. For MSP430, it is approximately 100 µA.
Use P6SEL.x=1 to prevent throughput current. P6SEL.x should be set, if an analog signal
is applied to the pin.
SVS VLDx = 15 P6SEL.7 P6DIR.7 Port Function
0 0 0 P6.7 Input
0 0 1 P6.7 Output
0 1 X SIFCI3 (Scan IF channel 3 comparator input)
1 X X SVSIN
Copyright © 2003–2013, Texas Instruments Incorporated Submit Documentation Feedback 51
Product Folder Links: MSP430FW429 MSP430FW428 MSP430FW427 MSP430FW425 MSP430FW423