Datasheet

MSP430F5510, MSP430F5509, MSP430F5508, MSP430F5507
MSP430F5506, MSP430F5505, MSP430F5504, MSP430F5503
MSP430F5502, MSP430F5501, MSP430F5500
SLAS645I –JULY 2009–REVISED NOVEMBER 2013 www.ti.com
Table 58. Port PJ (PJ.0 to PJ.3) Pin Functions
CONTROL BITS/
SIGNALS
(1)
PIN NAME (PJ.x) x FUNCTION
PJDIR.x
PJ.0/TDO 0 PJ.0 (I/O)
(2)
I: 0; O: 1
TDO
(3)
X
PJ.1/TDI/TCLK 1 PJ.1 (I/O)
(2)
I: 0; O: 1
TDI/TCLK
(3) (4)
X
PJ.2/TMS 2 PJ.2 (I/O)
(2)
I: 0; O: 1
TMS
(3) (4)
X
PJ.3/TCK 3 PJ.3 (I/O)
(2)
I: 0; O: 1
TCK
(3) (4)
X
(1) X = Don't care
(2) Default condition
(3) The pin direction is controlled by the JTAG module.
(4) In JTAG mode, pullups are activated automatically on TMS, TCK, and TDI/TCLK. PJREN.x are do not care.
92 Submit Documentation Feedback Copyright © 2009–2013, Texas Instruments Incorporated
Product Folder Links: MSP430F5510 MSP430F5509 MSP430F5508 MSP430F5507 MSP430F5506 MSP430F5505
MSP430F5504 MSP430F5503 MSP430F5502 MSP430F5501 MSP430F5500