Datasheet

P7.1/XOUT
P7SEL.0
1
0
P7DIR.1
P7IN.1
EN
Module X IN
1
0
Module X OUT
P7OUT.1
1
0
DV
SS
DV
CC
P7REN.1
Pad Logic
1
P7DS.1
0: Low drive
1: High drive
D
Bus
Keeper
To XT1
XT1BYPASS
MSP430F5438A, MSP430F5437A, MSP430F5436A, MSP430F5435A
MSP430F5419A, MSP430F5418A
www.ti.com SLAS655D –JANUARY 2010–REVISED AUGUST 2013
Port P7, P7.1, Input/Output With Schmitt Trigger
Table 52. Port P7 (P7.0 and P7.1) Pin Functions
CONTROL BITS/SIGNALS
(1)
PIN NAME (P7.x) x FUNCTION
P7DIR.x P7SEL.0 P7SEL.1 XT1BYPASS
P7.0/XIN 0 P7.0 (I/O) I: 0; O: 1 0 X X
XIN crystal mode
(2)
X 1 X 0
XIN bypass mode
(2)
X 1 X 1
P7.1/XOUT 1 P7.1 (I/O) I: 0; O: 1 0 X X
XOUT crystal mode
(3)
X 1 X 0
P7.1 (I/O)
(3)
X 1 X 1
(1) X = Don't care
(2) Setting P7SEL.0 causes the general-purpose I/O to be disabled. Pending the setting of XT1BYPASS, P7.0 is configured for crystal
mode or bypass mode.
(3) Setting P7SEL.0 causes the general-purpose I/O to be disabled in crystal mode. When using bypass mode, P7.1 can be used as
general-purpose I/O.
Copyright © 2010–2013, Texas Instruments Incorporated Submit Documentation Feedback 83
Product Folder Links: MSP430F5438A MSP430F5437A MSP430F5436A MSP430F5435A MSP430F5419A
MSP430F5418A