Datasheet

MSP430F23x
MSP430F24x(1)
MSP430F2410
www.ti.com
SLAS547I JUNE 2007REVISED DECEMBER 2012
Timer_B7 (MSP430F24x(1) and MSP430F2410 Devices)
Timer_B7 is a 16-bit timer/counter with seven capture/compare registers. Timer_B7 can support multiple
capture/compares, PWM outputs, and interval timing. Timer_B7 also has extensive interrupt capabilities.
Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare
registers.
Table 17. Timer_B7 Signal Connections
DEVICE INPUT MODULE INPUT MODULE OUTPUT OUTPUT PIN
INPUT PIN NUMBER MODULE BLOCK
SIGNAL NAME SIGNAL NUMBER
43 - P4.7 TBCLK TBCLK
ACLK ACLK
Timer NA
SMCLK SMCLK
43 - P4.7 TBCLK INCLK
36 - P4.0 TB0 CCI0A 36 - P4.0
36 - P4.0 TB0 CCI0B ADC12
(1)
(internal)
CCR0 TB0
DV
SS
GND
DV
CC
V
CC
37 - P4.1 TB1 CCI1A 37 - P4.1
37 - P4.1 TB1 CCI1B ADC12
(2)
(internal)
CCR1 TB1
DV
SS
GND
DV
CC
V
CC
38 - P4.2 TB2 CCI2A 38 - P4.2
38 - P4.2 TB2 CCI2B
CCR2 TB2
DV
SS
GND
DV
CC
V
CC
39 - P4.3 TB3 CCI3A 39 - P4.3
39 - P4.3 TB3 CCI3B
CCR3 TB3
DV
SS
GND
DV
CC
V
CC
40 - P4.4 TB4 CCI4A 40 - P4.4
40 - P4.4 TB4 CCI4B
CCR4 TB4
DV
SS
GND
DV
CC
V
CC
41 - P4.5 TB5 CCI5A 41 - P4.5
41 - P4.5 TB5 CCI5B
CCR5 TB5
DV
SS
GND
DV
CC
V
CC
42 - P4.6 TB6 CCI6A 42 - P4.6
ACLK (internal) CCI6B
CCR6 TB6
DV
SS
GND
DV
CC
V
CC
(1) Not available in the MSP430F24x1 devices.
(2) Not available in the MSP430F24x1 devices.
Copyright © 2007–2012, Texas Instruments Incorporated Submit Documentation Feedback 23