Datasheet

Direction
0: Input
1: Output
P4SEL.x
P4DIR.x
P4IN.x
D
EN
Module X IN
Module X OUT
P4OUT.x
P4.0/TB0
P4.1/TB1
P4.2/TB2
P4.3/TB0
P4.4/TB1
P4.5/TB2
P4.6/TBOUTH/ACLK
P4.7/TBCLK/
TBINCLK
DVSS
DVCC
Pad Logic
1
1
0
1
0
1
0
P4REN.x
MSP430F23x0
www.ti.com SLAS518E –AUGUST 2006– REVISED AUGUST 2011
Port P4 Pin Schematic: P4.0 to P4.7, Input/Output With Schmitt Trigger
Table 25. Port P4 (P4.0 to P4.7) Pin Functions
CONTROL BITS / SIGNALS
PIN NAME (P4.x) x FUNCTION
P4DIR.x P4SEL.x
P4.0 (I/O) I: 0, O: 1 0
P4.0/TB0 0 Timer_B3.CCI0A 0 1
Timer_B3.OUT0 1 1
P4.1 (I/O) I: 0, O: 1 0
P4.1/TB1 1 Timer_B3.CCI1A 0 1
Timer_B3.OUT1 1 1
P4.2 (I/O) I: 0, O: 1 0
P4.2/TB2 2 Timer_B3.CCI2A 0 1
Timer_B3.OUT2 1 1
P4.3 (I/O) I: 0, O: 1 0
P4.3/TB0 3 Timer_B3.CCI0B 0 1
Timer_B3.OUT0 1 1
P4.4 (I/O) I: 0, O: 1 0
P4.4/TB1 4 Timer_B3.CCI1B 0 1
Timer_B3.OUT1 1 1
P4.5 (I/O) I: 0, O: 1 0
P4.5/TB2 5 N/A 0 1
Timer_B3.OUT2 1 1
P4.6 (I/O) I: 0, O: 1 0
P4.6/TBOUTH/ACLK 6 Timer_B3.TBOUTH 0 1
ACLK 1 1
P4.7 (I/O) I: 0, O: 1 0
P4.7/TBCLK 7
Timer_B3.TBCLK 0 1
Copyright © 2006–2011, Texas Instruments Incorporated 55