Datasheet

Direction
0: Input
1: Output
P1SEL.x
1
0
P1DIR.x
P1IN.x
P1IRQ.x
D
EN
Module X IN
1
0
Module X OUT
P1OUT.x
Interrupt
Edge
Select
Q
EN
Set
P1SEL.x
P1IES.x
P1IFG.x
P1IE.x
P1.0/TACLK/ADC10CLK
P1.1/TA0
P1.2/TA1
P1.3/TA2
1
0
DVSS
DVCC
P1REN.x
Pad Logic
1
MSP430F22x2
MSP430F22x4
SLAS504G –JULY 2006–REVISED AUGUST 2012 www.ti.com
APPLICATION INFORMATION
Port P1 Pin Schematic: P1.0 to P1.3, Input/Output With Schmitt Trigger
Table 21. Port P1 (P1.0 to P1.3) Pin Functions
CONTROL BITS/SIGNALS
PIN NAME (P1.x) x FUNCTION
P1DIR.x P1SEL.x
P1.0
(1)
I: 0; O: 1 0
P1.0/TACLK/ADC10CLK 0 Timer_A3.TACLK 0 1
ADC10CLK 1 1
P1.1
(1)
(I/O) I: 0; O: 1 0
P1.1/TA0 1 Timer_A3.CCI0A 0 1
Timer_A3.TA0 1 1
P1.2
(1)
(I/O) I: 0; O: 1 0
P1.2/TA1 2 Timer_A3.CCI1A 0 1
Timer_A3.TA1 1 1
P1.3
(1)
(I/O) I: 0; O: 1 0
P1.3/TA2 3 Timer_A3.CCI2A 0 1
Timer_A3.TA2 1 1
(1) Default after reset (PUC/POR)
58 Copyright © 2006–2012, Texas Instruments Incorporated