Datasheet
MSP430F21x2
SLAS578J –NOVEMBER 2007– REVISED JANUARY 2012
www.ti.com
Peripheral File Map
Table 16. Peripherals With Word Access
MODULE REGISTER NAME SHORT NAME ADDRESS OFFSET
ADC10 ADC data transfer start address ADC10SA 0x01BC
ADC memory ADC10MEM 0x01B4
ADC control register 1 ADC10CTL1 0x01B2
ADC control register 0 ADC10CTL0 0x01B0
ADC analog enable 0 ADC10AE0 0x004A
ADC analog enable 1 ADC10AE1 0x004B
ADC data transfer control register 1 ADC10DTC1 0x0049
ADC data transfer control register 0 ADC10DTC0 0x0048
Timer0_A3 Capture/compare register TA0CCR2 0x0176
Capture/compare register TA0CCR1 0x0174
Capture/compare register TA0CCR0 0x0172
Timer0_A3 register TA0R 0x0170
Capture/compare control TA0CCTL2 0x0166
Capture/compare control TA0CCTL1 0x0164
Capture/compare control TA0CCTL0 0x0162
Timer0_A3 control TA0CTL 0x0160
Timer0_A3 interrupt vector TA0IV 0x012E
Timer1_A2 Capture/compare register TA1CCR1 0x0194
Capture/compare register TA1CCR0 0x0192
Timer1_A2 register TA1R 0x0190
Capture/compare control TA1CCTL1 0x0184
Capture/compare control TA1CCTL0 0x0182
Timer1_A2 control TA1CTL 0x0180
Timer1_A2 interrupt vector TA1IV 0x011E
Flash Memory Flash control 3 FCTL3 0x012C
Flash control 2 FCTL2 0x012A
Flash control 1 FCTL1 0x0128
Watchdog Timer+ Watchdog/timer control WDTCTL 0x0120
Table 17. Peripherals With Byte Access
MODULE REGISTER NAME SHORT NAME ADDRESS OFFSET
USCI_B0 USCI_B0 transmit buffer UCB0TXBUF 0x06F
USCI_B0 receive buffer UCB0RXBUF 0x06E
USCI_B0 status UCB0STAT 0x06D
USCI B0 I2C Interrupt enable UCB0CIE 0x06C
USCI_B0 bit rate control 1 UCB0BR1 0x06B
USCI_B0 bit rate control 0 UCB0BR0 0x06A
USCI_B0 control 1 UCB0CTL1 0x069
USCI_B0 control 0 UCB0CTL0 0x068
USCI_B0 I2C slave address UCB0SA 0x011A
USCI_B0 I2C own address UCB0OA 0x0118
16 Submit Documentation Feedback Copyright © 2007–2012, Texas Instruments Incorporated