Datasheet

  
  
SLAS491A − AUGUST 2005 − REVISED OCTOBER 2005
69
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
Port P1 (P1.2) pin schematics, MSP430x20x3
Bus
Keeper
EN
Direction
0: Input
1: Output
P1SEL.2
1
0
P1DIR.2
P1IN.2
P1IRQ.2
D
EN
Module X IN
1
0
Module X OUT
P1OUT.2
Interrupt
Edge
Select
Q
EN
Set
P1SEL.2
P1IES.2
P1IFG.2
P1IE.2
P1.2/TA1/A1+/A4−
1
0
DVSS
DVCC
P1REN.2
A4−
SD16AE.2
1
0
AV
SS
Pad Logic
INCH
=4
INCH
=1
A1+
1