Datasheet

Bus
Keeper
EN
Direction
0: Input
1: Output
1
0
P1
DIR
.5
P1
IN
.5
P1
IRQ
.5
D
EN
Module X IN
1
0
Module X OUT
P1OUT.5
Interrupt
Edge
Select
Q
EN
Set
P1SEL.5
P1
IES
.5
P1
IFG
.5
P1
IE
.5
P1.5/
TA
0/
SCLK
/A2−/
TMS
1
0
DVSS
DVCC
P1
REN
.5
SD
16AE
.5
Pad Logic
A2−
1
0
AV
SS
INCH
=2
P1SEL.5
USIPE
5
USI Module Direction
1
To JTAG
From JTAG
MSP430F20x3
MSP430F20x2
MSP430F20x1
SLAS491I –AUGUST 2005–REVISED DECEMBER 2012 www.ti.com
Port P1 (P1.5) Pin Schematics, MSP430F20x3
72 Submit Documentation Feedback Copyright © 2005–2012, Texas Instruments Incorporated