Datasheet

1
4
3
2
14
11
12
13
7
6
5
8
9
10
TEST/SBWTCK
V
CC
V
SS
XOUT/P2.7
XIN/P2.6/TA1
RST
/NMI/SBWTDIO
P1.7/A7/SDI/SDA/TDO/TDI
P1.6/TA1/A6/SDO/SCL/TDI/TCLK
P1.5/TA0/A5/SCLK/TMS
P1.3/ADC10CLK/A3/VREF−/VeREF−
P1.2/TA1/A2
P1.1/TA0/A1
P1.0/TACLK/ACLK/A0
P1.4/SMCLK/A4/VREF+/VeREF+/TCK
PW or N PACKAGE
(TOP VIEW)
1
14
2
3
4 9
10
11
12
6 7
15
RSA PACKAGE
(TOP VIEW)
DV
CC
DV
SS
AV
CC
AV
SS
P1.3/ADC10CLK/A3/VREF−/VeREF−
P1.2/TA1/A2
P1.1/TA0/A1
P1.0/TACLK/ACLK/A0
TEST/SBWTCK
XOUT/P2.7
XIN/P2.6/TA1
RST
/NMI/SBWTDIO
P1.7/A7/SDI/SDA/TDO/TDI
P1.6/TA1/A6/SDO/SCL/TDI/TCLK
P1.4/SMCLK/A4/VREF+/VeREF+/TCK
P1.5/TA0/A5/SCLK/TMS
MSP430F20x3
MSP430F20x2
MSP430F20x1
SLAS491I –AUGUST 2005–REVISED DECEMBER 2012 www.ti.com
Device Pinout, MSP430F20x2
See port schematics section for detailed I/O information.
4 Submit Documentation Feedback Copyright © 2005–2012, Texas Instruments Incorporated