Datasheet

 
 
SBAS323G − JUNE 2004 − REVISED OCTOBER 2007
www.ti.com
71
Port 0 Data Direction High (P0DDRH)
7 6 5 4 3 2 1 0 Reset Value
SFR ADh P07H P07L P06H P06L P05H P05L P04H P04L 00h
P0.7 Port 0 Bit 7 Control.
bits 7−6
P07H P07L
0 0 Standard 8051 (Pull-Up)
0 1 CMOS Output
1 0 Open Drain Output
1 1 Input
P0.6 Port 0 Bit 6 Control.
bits 5−4
P06H P06L
0 0 Standard 8051 (Pull-Up)
0 1 CMOS Output
1 0 Open Drain Output
1 1 Input
P0.5 Port 0 Bit 5 Control.
bits 3−2
P05H P05L
0 0 Standard 8051 (Pull-Up)
0 1 CMOS Output
1 0 Open Drain Output
1 1 Input
P0.4 Port 0 Bit 4 Control.
bits 1−0
P04H P04L
0 0 Standard 8051 (Pull-Up)
0 1 CMOS Output
1 0 Open Drain Output
1 1 Input
NOTE: Port 0 also controlled by EA and Memory Access Control HCR1.EGP0.