Datasheet

 
 
SBAS323GJUNE 2004 − REVISED OCTOBER 2007
www.ti.com
61
I
2
C Status (I2CSTAT) (Available only on the MSC1211 and MSC1213)
7 6 5 4 3 2 1 0 Reset Value
SFR 9Dh
STAT7
SCKD7/SAE
STAT6
SCKD6/SA6
STAT5
SCKD5/SA5
STAT4
SCKD4/SA4
STAT3
SCKD3/SA3
0
SCKD2/SA2
0
SCKD1/SA1
0
SCKD0/SA0
00h
STAT7−3 Status Code. Read-only. Reading this register clears the status interrupt.
bit 7−3
STATUS CODE STATUS OF THE HARDWARE MODE
0x08 START condition transmitted. Master
0x10 Repeated START condition transmitted. Master
0x18 Slave address + W transmitted and ACK received. Master
0x20 Slave address + W transmitted and NACK received. Master
0x28 Data byte transmitted and ACK received. Master
0x30 Data byte transmitted and NACK received. Master
0x38 Arbitration lost. Master
0x40 Slave address + R transmitted and ACK received. Master
0x48 Slave address + R transmitted and NACK received. Master
0x50 Data byte received and ACK transmitted. Master
0x58 Data byte received and NACK transmitted. Master
0x60 I2Cs slave address + W received and ACK transmitted. Slave
0x70 General call received and ACK transmitted. Slave
0x80 Previously addressed as slave, data byte received and ACK transmitted. Slave
0x88 Previously addressed as slave, data byte received and NACK transmitted. Slave
0x90 Previously addressed with GC, data byte received and ACK transmitted. Slave
0x98 Previously addressed with GC, data byte received and NACK transmitted. Slave
0xA0 A STOP or repeated START received when addressed as slave or GC. Slave
0xA8 I2Cs slave address + R received and ACK transmitted. Slave
0xB8 Previously addressed as slave, data byte transmitted and ACK received. Slave
0xC0 Previously addressed as slave, data byte transmitted and NACK received. Slave
0xC8 Previously addressed as slave, last data byte transmitted. Slave
SCKD7−0 Serial Clock Divisor. Write-only, master mode.
bit 7−0 The frequency of the SCL line is set equal to Sysclk/[2 (SCKD + 1)]. The minimum value for SCKD is 3.
SAE Slave Address Enable. Write-only, slave mode.
bit 7 In slave mode, if this is set, address recognition is enabled.
SA6−0 Slave Address. Write-only, slave mode.
bit 6−0 The address of this device is used in slave mode for address recognition.