Datasheet

50 Ω
TEST CIRCUIT
VOLTAGE WAVEFORMS
−3 V
−3 V
3 V
3 V
0 V
3 V
1.5 V1.5 V
Output
Input
V
OL
V
OH
t
TLH
Generator
(see Note B)
R
L
RS-232
Output
t
THL
C
L
(see Note A)
SR(tr) +
6 V
t
THL
or t
TLH
3 V
PWRDOWN
50 Ω
TEST CIRCUIT VOLTAGE WAVEFORMS
0 V
3 V
Output
Input
V
OL
V
OH
t
PLH
Generator
(see Note B)
R
L
3 V
PWRDOWN
RS-232
Output
t
PHL
C
L
(see Note A)
50%
50%
1.5 V
1.5 V
TEST CIRCUIT VOLTAGE WAVEFORMS
50 Ω
50%
50%
−3 V
3 V
1.5 V1.5 V
Output
Input
V
OL
V
OH
t
PHL
Generator
(see Note B)
t
PLH
Output
EN
0 V
C
L
(see Note A)
MAX3222E
www.ti.com .......................................................................................................................................... SLLS708A –JANUARY 2006–REVISED SEPTEMBER 2009
PARAMETER MEASUREMENT INFORMATION
A. C
L
includes probe and jig capacitance.
B. The pulse generator has the following characteristics: PRR = 250 kbit/s, Z
O
= 50 Ω, 50% duty cycle, t
r
≤ 10 ns,
t
f
≤ 10 ns.
Figure 1. Driver Slew Rate
A. C
L
includes probe and jig capacitance.
B. The pulse generator has the following characteristics: PRR = 250 kbit/s, Z
O
= 50 Ω, 50% duty cycle, t
r
≤ 10 ns,
t
f
≤ 10 ns.
Figure 2. Driver Pulse Skew
A. C
L
includes probe and jig capacitance.
B. The pulse generator has the following characteristics: Z
O
= 50 Ω, 50% duty cycle, t
r
≤ 10 ns, t
f
≤ 10 ns.
Figure 3. Receiver Propagation Delay Times
Copyright © 2006–2009, Texas Instruments Incorporated Submit Documentation Feedback 7
Product Folder Link(s): MAX3222E