Datasheet

0 10 20 30 40 50 60 70
80
90
0
1
2
-0.6
-0.2
0.0
0.4
0.6
OUTPUT (V)
TIME (ns)
0.2
-0.4
VOUT
DISABLE
DISABLE
(
V
)
0.1
1 10 100
1000
-100
-90
-80
-70
-60
-50
-40
-30
CROSSTALK (dBc)
FREQUENCY (MHz)
V
IN
= 2 V
PP
V
S
= ±2.5V
0.1
1 10 100 1000
0
-5
-10
-15
-20
-25
-30
-35
-40
-45
-50
PSRR (dB)
FREQUENCY (MHz)
0.1
1 10 100 1000
0.01
0.1
1
10
|Z| (:)
FREQUENCY (MHz)
A
V
= 2 V/V
V
IN
= 0 V
PP
0
20 40
60
80 100 120
CAPACITIVE LOAD (pF)
0
10
20
30
40
50
60
70
RECOMMENDED R
S
(:)
LOAD = 1 k: || C
L
0.1
1 10 100 1000
0
-10
-20
-30
-40
-50
-60
-70
PSRR (dB)
FREQUENCY (MHz)
-PSRR
+PSRR
LMH6733
SNOSAW0D –JANUARY 2007–REVISED MAY 2013 www.ti.com
Typical Performance Characteristics (continued)
A
V
= +2, V
CC
= 5V, R
L
= 100Ω, R
F
= 340Ω; unless otherwise specified).
Series Output Resistance vs. Capacitive Load PSRR vs. Frequency
Figure 14. Figure 15.
CMRR vs. Frequency Closed Loop Output Impedance |Z|
Figure 16. Figure 17.
Disabled Channel Isolation vs. Frequency Disable Timing
Figure 18. Figure 19.
8 Submit Documentation Feedback Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: LMH6733