Datasheet

TRS &
FORMAT
DETECTOR
CONFIGURATION
& CONTROL
REGISTERS
SMPTE NRZI-NRZ CONVERTER
DESCRAMBLER/
DESERIALIZER
EDH / CRC
GENERATORS/CHECKERS
PLL/CLOCK SYSTEM
BIST & TPG
RESET
CONTROL
FRAMING
CONTROL
DV[9:0]
RESET
SDI
ANCILLIARY
DATA FIFO
MULTI-FUNCTION I/O PORT
DV[19:10]
AD[9:0]
ANC / CTRL
A
CLK
RD / WR
I/O[7:0]
INT. RESET
SYSTEM
MASTER
CONTROLLER
MASTER BUS
DE-DITHERING
P
CLK
VIDEO DATA
FIFO & OUTPUT
V
CLK
P
CLK
VIDEO DATA BUS
SDI
SDI
BIAS
R
BB
R
REF
INPUT DATA SAMPLERS
CLOCK/DATA RECOVERY
REFERENCE CLOCK/OSCILLATOR
XTALi/Ext
Clk
XTALo
P
CLK
LMH0031
www.ti.com SNLS218A –JANUARY 2006–REVISED APRIL 2013
Block Diagram
Copyright © 2006–2013, Texas Instruments Incorporated Submit Documentation Feedback 3
Product Folder Links: LMH0031