Datasheet

LM5034
SNVS347A –FEBRUARY 2005–REVISED APRIL 2013 www.ti.com
Electrical Characteristics
Specifications with standard typeface are for T
J
= 25°C, and those with boldface type apply over full Operating Junction
Temperature range. VIN = 48V, VCC1 = VCC2 = 10V externally applied, R
T
= R
DCL
= 42.2kΩ, R
OVLP
=70kΩ, UVLO = 1.5V,
unless otherwise stated. See
(1)
and
(2)
.
Symbol Parameter Conditions Min Typ Max Units
Startup Regulator (VIN, VCC1, VCC2 Pins)
V
CC
Reg V
CC
voltage VCC1 connected to VCC2, ext. supply 7.4 7.7 8 V
disconnected.
I
CC(Lim)
V
CC
current limit Sum of currents out of VCC1 and VCC2 19 22 mA
with VCC1 = VCC2 = 0V.
V
CC
UVT V
CC
Under-voltage threshold VCC1 connected to VCC2, ext. supply VCC - 300 VCC - V
(V
CC
increasing) disconnected, VIN =11V. mV 100 mV
V
CC
decreasing 5.5 6.2 6.9 V
I
IN
Startup regulator current VIN = 90V, UVLO = 0V 500 600 µA
I
CC
In Supply current into VCC from Output loads = open, V
CC
= 10V 4.3 7 mA
external source
UVLO
UVLO Under-voltage threshold 1.22 1.25 1.28 V
I
HYST
Hysteresis current 16 20 24 µA
Current Sense Input (CS1, CS2 Pins)
CS Current Limit Threshold 0.45 0.5 0.55 V
CS delay to output CS1 (CS2) taken from zero to 1.0V. Time 40 ns
for OUT1 (OUT2) to fall to 90% of VCC1
(VCC2). Output load = 0 pF.
Leading edge blanking time at 50 ns
CS1 (CS2)
CS1 (CS2) sink impedance Internal pull-down FET on. 30 55 Ω
(clocked)
R
CS
Equivalent input resistance at CS taken from 0.2V to 0.5V, internal FET 42 kΩ
CS off.
Current Limit Restart (RES Pin)
ResTh Threshold 2.4 2.55 2.7 V
Charge source current 15 20 25 µA
Discharge sink current 7.5 10 12.5 µA
Soft-start (SS1, SS2 Pins)
I
SS
Current source (normal 35 50 65 µA
operation)
Current source during a current 0.7 1 1.3 µA
limit restart
V
SS
Open circuit voltage 5 V
Oscillator (RT/SYNC Pin)
F
S1
Frequency 1 (at OUT1, OUT2) R
T
= 42.2 kΩ 183 200 217 kHz
F
S2
Frequency 2 (at OUT1, OUT2) R
T
= 13.7 kΩ 530 600 670 kHz
DC voltage 2 V
Input Sync threshold 2.6 3.3 3.7 V
PWM Controller (COMP1, COMP2, Duty Cycle Limit Pins)
Delay to output COMP1 (COMP2) set to 2V. CS1 (CS2) 50 ns
stepped from 0 to 0.4V. Time for OUT1
(OUT2) to fall to 90% of VCC1 (VCC2).
Output load = 0 pF.
V
COMP
COMP1 (COMP2) open circuit 5 V
voltage
(1) All electrical characteristics having room temperature limits are tested during production with T
A
= 25°C. All hot and cold limits are
specified by correlating the electrical characteristics to process and temperature variations and applying statistical process control.
(2) Typical specifications represent the most likely parametric norm at 25°C operation
6 Submit Documentation Feedback Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: LM5034