Datasheet

ROUT0
ROUT1
ROUT2
ROUT3
ROUT4
ROUT5
ROUT6
ROUT7
ROUT8
ROUT9
ROUT10
ROUT11
ROUT12
ROUT13
HSYNC
VSYNC
PCLK
PDB
DAP (GND)
RIN+
RIN-
VDDR
VDDIO3
VDDIO1
VDDIO2
LVCMOS
Parallel
Bus
VDDIO
DS92LX1622 (DES)
C9
C10
C1
C2
C3
VDDD
MODE
RES_PIN40
C4
1.8V
Serial
Channel
Link III
Interface
LOCK
PASS
C8
C15 C6
C16 C7
VDDPLL
VDDCML
VDDSSCG
RES_PIN32
RES_PIN33
TP_A
TP_B
LVCMOS
Control
Interface
NOTE:
C1 - C2 = 0.1 PF (50 WV)
C3 - C12 = 0.1 PF
C13 - C16 = 4.7 PF
C17 - C18 = >100 pF
RPU = 1 k: to 4.7 k:
RID (see ID[x] Resistor Value Table)
FB1 - FB8: Impedance = 1 k: (@ 100 MHz)
low DC resistance (<1:)
The "Optional" components shown are
provisions to provide higher system noise
immunity and will therefore result in higher
performance.
C5
C13
C11
C12
C14
FB1
FB6
FB2
FB3
FB4
FB5
SCL
VDDIO
C18
RPU
C17
RPU
SDA
I2C
Bus
Interface
FB7
FB8
GPIO[1]
GPIO[0]
GPIO
Control
Interface
ID[X]
1.8V
RID
10 k:
Optional
Optional
DS92LX1621, DS92LX1622
www.ti.com SNLS327I –MAY 2010–REVISED JANUARY 2014
Figure 40 shows a typical connection of the DS92LX1622 Deserializer.
Figure 40. DS92LX1622 Typical Connection Diagram
Copyright © 2010–2014, Texas Instruments Incorporated Submit Documentation Feedback 37
Product Folder Links: DS92LX1621 DS92LX1622