Datasheet

Slave Address
Register Address
Data
S
0
a
c
k
a
c
k
a
c
k
P
A
0
A
1
A
2
Slave Address
Register Address Slave Address
Data
S
0
1
a
c
k
a
c
k
a
c
k
a
c
k
S P
A
0
A
1
A
2
A
1
A
2
A
0
DS92LV2421, DS92LV2422
www.ti.com SNLS321B –MAY 2010–REVISED APRIL 2013
Table 12. ID[x] Resistor Value – DS92LV2422 Des
Resistor Address Address
RID kΩ 7'b 8'b
0 appended
(WRITE)
0.47 7b' 111 0001 (h'71) 8b' 1110 0010 (h'E2)
2.7 7b' 111 0010 (h'72) 8b' 1110 0100 (h'E4)
8.2 7b' 111 0011 (h'73) 8b' 1110 0110 (h'E6)
Open 7b' 111 0110 (h'76) 8b' 1110 1100 (h'EC)
Figure 32. Serial Control Bus — READ
Figure 33. Serial Control Bus — WRITE
Table 13. SERIALIZER — Serial Bus Control Registers
ADD ADD Register Bit(s) R/W Default Function Description
(dec) (hex) Name (bin)
0 0 Ser Config 1 7 R/W 0 Reserved Reserved
6 R/W 0 Reserved Reserved
5 R/W 0 RFB 0: Data latched on Falling edge of CLKIN
1: Data latched on Rising edge of CLKIN
4 R/W 0 VODSEL 0: Low
1: High
3:2 R/W 00 CONFIG 00: Control Signal Filter Disabled
01: Control Signal Filter Enabled
10: Reserved
11: Reserved
1 R/W 0 SLEEP Note – not the same function as PowerDown (PDB)
0: normal mode
1: Sleep Mode – Register settings retained.
0 R/W 0 REG 0: Configurations set from control pins
1: Configuration set from registers (except I2C_ID)
1 1 Device ID 7 R/W 0 REG ID 0: Address from ID[X] Pin
1: Address from Register
6:0 R/W 1101000 ID[X] Serial Bus Device ID, Four IDs are:
7b '1101 001 (h'69)
7b '1101 010 (h'6A)
7b '1101 011 (h'6B)
7b '1101 110 (h'6E)
All other addresses are Reserved.
Copyright © 2010–2013, Texas Instruments Incorporated Submit Documentation Feedback 35
Product Folder Links: DS92LV2421 DS92LV2422